1 |
2 |
alfik |
# -------------------------------------------------------------------------- #
|
2 |
|
|
#
|
3 |
|
|
# Copyright (C) 1991-2013 Altera Corporation
|
4 |
|
|
# Your use of Altera Corporation's design tools, logic functions
|
5 |
|
|
# and other software and tools, and its AMPP partner logic
|
6 |
|
|
# functions, and any output files from any of the foregoing
|
7 |
|
|
# (including device programming or simulation files), and any
|
8 |
|
|
# associated documentation or information are expressly subject
|
9 |
|
|
# to the terms and conditions of the Altera Program License
|
10 |
|
|
# Subscription Agreement, Altera MegaCore Function License
|
11 |
|
|
# Agreement, or other applicable license agreement, including,
|
12 |
|
|
# without limitation, that your use is for the sole purpose of
|
13 |
|
|
# programming logic devices manufactured by Altera and sold by
|
14 |
|
|
# Altera or its authorized distributors. Please refer to the
|
15 |
|
|
# applicable agreement for further details.
|
16 |
|
|
#
|
17 |
|
|
# -------------------------------------------------------------------------- #
|
18 |
|
|
#
|
19 |
|
|
# Quartus II 64-Bit
|
20 |
|
|
# Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
|
21 |
|
|
# Date created = 22:37:57 July 09, 2013
|
22 |
|
|
#
|
23 |
|
|
# -------------------------------------------------------------------------- #
|
24 |
|
|
#
|
25 |
|
|
# Notes:
|
26 |
|
|
#
|
27 |
|
|
# 1) The default values for assignments are stored in the file:
|
28 |
|
|
# ao486_assignment_defaults.qdf
|
29 |
|
|
# If this file doesn't exist, see file:
|
30 |
|
|
# assignment_defaults.qdf
|
31 |
|
|
#
|
32 |
|
|
# 2) Altera recommends that you do not modify this file. This
|
33 |
|
|
# file is updated automatically by the Quartus II software
|
34 |
|
|
# and any changes you make may be lost or overwritten.
|
35 |
|
|
#
|
36 |
|
|
# -------------------------------------------------------------------------- #
|
37 |
|
|
|
38 |
|
|
|
39 |
|
|
set_global_assignment -name FAMILY "Cyclone IV E"
|
40 |
|
|
set_global_assignment -name DEVICE EP4CE115F29C7
|
41 |
|
|
set_global_assignment -name TOP_LEVEL_ENTITY ao486
|
42 |
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
|
43 |
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:37:57 JULY 09, 2013"
|
44 |
3 |
alfik |
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
|
45 |
2 |
alfik |
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
|
46 |
|
|
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
|
47 |
|
|
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
|
48 |
|
|
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
|
49 |
|
|
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
|
50 |
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
51 |
|
|
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
52 |
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
53 |
3 |
alfik |
set_global_assignment -name SEARCH_PATH ./../../../rtl/ao486
|
54 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/common/simple_single_rom.v
|
55 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/common/simple_bidir_ram.v
|
56 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/common/simple_rom.v
|
57 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/common/simple_ram.v
|
58 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/common/simple_mult.v
|
59 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/common/simple_fifo.v
|
60 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/write_string.v
|
61 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/write_stack.v
|
62 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/write_register.v
|
63 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/write_debug.v
|
64 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/write_commands.v
|
65 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/write.v
|
66 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/read_segment.v
|
67 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/read_mutex.v
|
68 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/read_effective_address.v
|
69 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/read_debug.v
|
70 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/read_commands.v
|
71 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/read.v
|
72 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/pipeline.v
|
73 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/microcode_commands.v
|
74 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/microcode.v
|
75 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/fetch.v
|
76 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/execute_shift.v
|
77 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/execute_offset.v
|
78 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/execute_multiply.v
|
79 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/execute_divide.v
|
80 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/execute_commands.v
|
81 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/execute.v
|
82 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/decode_regs.v
|
83 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/decode_ready.v
|
84 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/decode_prefix.v
|
85 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/decode_commands.v
|
86 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/decode.v
|
87 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/pipeline/condition.v
|
88 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/tlb_regs.v
|
89 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/tlb_memtype.v
|
90 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/tlb.v
|
91 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/prefetch_fifo.v
|
92 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/prefetch_control.v
|
93 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/prefetch.v
|
94 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/memory_write.v
|
95 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/memory_read.v
|
96 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/memory.v
|
97 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/link_writeline.v
|
98 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/link_writeburst.v
|
99 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/link_readline.v
|
100 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/link_readcode.v
|
101 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/link_readburst.v
|
102 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/link_dcachewrite.v
|
103 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/link_dcacheread.v
|
104 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/icache_read.v
|
105 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/icache_matched.v
|
106 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/icache_control_ram.v
|
107 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/icache.v
|
108 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/dcache_write.v
|
109 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/dcache_to_icache_fifo.v
|
110 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/dcache_read.v
|
111 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/dcache_matched.v
|
112 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/dcache_control_ram.v
|
113 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/dcache.v
|
114 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/cache_data_ram.v
|
115 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/memory/avalon_mem.v
|
116 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/exception.v
|
117 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/global_regs.v
|
118 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/avalon_io.v
|
119 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/ao486/ao486.v
|
120 |
2 |
alfik |
set_global_assignment -name SDC_FILE ao486.sdc
|
121 |
|
|
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE BALANCED
|
122 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
|
123 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
|
124 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
|
125 |
|
|
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
|
126 |
|
|
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
|
127 |
|
|
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
|
128 |
|
|
set_global_assignment -name SEED 1
|
129 |
|
|
set_global_assignment -name ECO_OPTIMIZE_TIMING OFF
|
130 |
|
|
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
|
131 |
|
|
set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER 1.5
|
132 |
|
|
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
|
133 |
|
|
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
|
134 |
|
|
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
|
135 |
|
|
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT NORMAL
|
136 |
|
|
set_global_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION ON
|
137 |
|
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|