URL
https://opencores.org/ocsvn/ao486/ao486/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
alfik |
#************************************************************
|
2 |
|
|
# THIS IS A WIZARD-GENERATED FILE.
|
3 |
|
|
#
|
4 |
|
|
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
5 |
|
|
#
|
6 |
|
|
#************************************************************
|
7 |
|
|
|
8 |
|
|
# Copyright (C) 1991-2013 Altera Corporation
|
9 |
|
|
# Your use of Altera Corporation's design tools, logic functions
|
10 |
|
|
# and other software and tools, and its AMPP partner logic
|
11 |
|
|
# functions, and any output files from any of the foregoing
|
12 |
|
|
# (including device programming or simulation files), and any
|
13 |
|
|
# associated documentation or information are expressly subject
|
14 |
|
|
# to the terms and conditions of the Altera Program License
|
15 |
|
|
# Subscription Agreement, Altera MegaCore Function License
|
16 |
|
|
# Agreement, or other applicable license agreement, including,
|
17 |
|
|
# without limitation, that your use is for the sole purpose of
|
18 |
|
|
# programming logic devices manufactured by Altera and sold by
|
19 |
|
|
# Altera or its authorized distributors. Please refer to the
|
20 |
|
|
# applicable agreement for further details.
|
21 |
|
|
|
22 |
|
|
|
23 |
|
|
|
24 |
|
|
# Clock constraints
|
25 |
|
|
|
26 |
|
|
create_clock -name "CLOCK_50" -period 20.000ns [get_ports {CLOCK_50}]
|
27 |
|
|
|
28 |
|
|
|
29 |
|
|
# Automatically constrain PLL and other generated clocks
|
30 |
|
|
derive_pll_clocks -create_base_clocks
|
31 |
|
|
|
32 |
|
|
# Automatically calculate clock uncertainty to jitter and other effects.
|
33 |
|
|
derive_clock_uncertainty
|
34 |
|
|
|
35 |
|
|
# tsu/th constraints
|
36 |
|
|
|
37 |
|
|
# tco constraints
|
38 |
|
|
|
39 |
|
|
# tpd constraints
|
40 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.