OpenCores
URL https://opencores.org/ocsvn/ao68000/ao68000/trunk

Subversion Repositories ao68000

[/] [ao68000/] [trunk/] [doc/] [doxygen/] [html/] [classao68000.html] - Blame information for rev 16

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 alfik
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
2
<html xmlns="http://www.w3.org/1999/xhtml">
3
<head>
4
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
5
<title>ao68000: ao68000 Module Reference</title>
6
<link href="tabs.css" rel="stylesheet" type="text/css"/>
7
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
8
</head>
9
<body>
10
<!-- Generated by Doxygen 1.7.2 -->
11
<div class="navigation" id="top">
12
  <div class="tabs">
13
    <ul class="tablist">
14
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
15
      <li><a href="modules.html"><span>Modules</span></a></li>
16
      <li class="current"><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
17
      <li><a href="files.html"><span>Files</span></a></li>
18
    </ul>
19
  </div>
20
  <div class="tabs2">
21
    <ul class="tablist">
22
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
23
      <li><a href="hierarchy.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
24
      <li><a href="functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
25
    </ul>
26
  </div>
27
</div>
28
<div class="header">
29
  <div class="summary">
30
<a href="#Inputs">Inputs</a> &#124;
31
<a href="#Outputs">Outputs</a> &#124;
32
<a href="#Signals">Signals</a> &#124;
33
<a href="#Module Instances">Module Instances</a>  </div>
34
  <div class="headertitle">
35
<h1>ao68000 Module Reference</h1>  </div>
36
</div>
37
<div class="contents">
38
<!-- doxytag: class="ao68000" --><!-- doxytag: inherits="bus_control,registers,memory_registers,decoder,condition,alu,microcode_branch" -->
39
<p><a class="el" href="classao68000.html" title="ao68000 top level module.">ao68000</a> top level module.
40
<a href="#_details">More...</a></p>
41
<!-- startSectionHeader --><div class="dynheader">
42
Inheritance diagram for ao68000:<!-- endSectionHeader --></div>
43
<!-- startSectionSummary --><!-- endSectionSummary --><!-- startSectionContent --><div class="dyncontent">
44
 <div class="center">
45
  <img src="classao68000.png" usemap="#ao68000_map" alt=""/>
46
  <map id="ao68000_map" name="ao68000_map">
47
<area href="classbus__control.html" alt="bus_control" shape="rect" coords="0,0,118,24"/>
48
<area href="classregisters.html" alt="registers" shape="rect" coords="128,0,246,24"/>
49
<area href="classmemory__registers.html" alt="memory_registers" shape="rect" coords="256,0,374,24"/>
50
<area href="classdecoder.html" alt="decoder" shape="rect" coords="384,0,502,24"/>
51
<area href="classcondition.html" alt="condition" shape="rect" coords="512,0,630,24"/>
52
<area href="classalu.html" alt="alu" shape="rect" coords="640,0,758,24"/>
53
<area href="classmicrocode__branch.html" alt="microcode_branch" shape="rect" coords="768,0,886,24"/>
54
</map>
55
 </div><!-- endSectionContent --></div>
56
 
57
<p><a href="classao68000-members.html">List of all members.</a></p>
58
<table class="memberdecls">
59
<tr><td colspan="2"><h2><a name="Inputs"></a>
60
Inputs</h2></td></tr>
61
 <tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a6bee7e749a667293d6fbea8fc1380d12">CLK_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
62
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Clock Input </p>
63
  <a href="#a6bee7e749a667293d6fbea8fc1380d12"></a><br/></td></tr>
64
<br/>
65
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a5c903f753511ea2ec94145415549a148">reset_n</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
66
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>Asynchronous Reset Input </p>
67
  <a href="#a5c903f753511ea2ec94145415549a148"></a><br/></td></tr>
68
<br/>
69
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#abffdd6f5cefb3be32b6db5bfc6b56442">DAT_I</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
70
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Master Data Input </p>
71
  <a href="#abffdd6f5cefb3be32b6db5bfc6b56442"></a><br/></td></tr>
72
<br/>
73
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a818ab80622c2364eb33814a5ef1f33ba">ACK_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
74
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Master Acknowledge Input:</p>
75
<ul>
76
<li>on normal cycle: acknowledge,</li>
77
<li>on interrupt acknowledge cycle: external vector provided on DAT_I[7:0]. </li>
78
</ul>
79
  <a href="#a818ab80622c2364eb33814a5ef1f33ba"></a><br/></td></tr>
80
<br/>
81
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a2a1a525f5a12c4e4a67bdf9fdf6df2be">ERR_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
82
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Master Error Input</p>
83
<ul>
84
<li>on normal cycle: bus error,</li>
85
<li>on interrupt acknowledge cycle: spurious interrupt. </li>
86
</ul>
87
  <a href="#a2a1a525f5a12c4e4a67bdf9fdf6df2be"></a><br/></td></tr>
88
<br/>
89
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#af26604192b486b62964b9fada0bc6aff">RTY_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
90
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Master Retry Input</p>
91
<ul>
92
<li>on normal cycle: retry bus cycle,</li>
93
<li>on interrupt acknowledge: use auto-vector. </li>
94
</ul>
95
  <a href="#af26604192b486b62964b9fada0bc6aff"></a><br/></td></tr>
96
<br/>
97
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a1ff11e699c0192bb533209bd3cf9d5ba">ipl_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
98
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>Interrupt Priority Level Interrupt acknowledge cycle:</p>
99
<ul>
100
<li>ACK_I: interrupt vector on DAT_I[7:0],</li>
101
<li>ERR_I: spurious interrupt,</li>
102
<li>RTY_I: auto-vector. </li>
103
</ul>
104
  <a href="#a1ff11e699c0192bb533209bd3cf9d5ba"></a><br/></td></tr>
105
<br/>
106
<tr><td colspan="2"><h2><a name="Outputs"></a>
107
Outputs</h2></td></tr>
108
 <tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a61843aa9b51ba23ec6c8c35892366559">CYC_O</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
109
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Master Cycle Output </p>
110
  <a href="#a61843aa9b51ba23ec6c8c35892366559"></a><br/></td></tr>
111
<br/>
112
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a277895ba6004986cf490068945998fd0">ADR_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
113
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Master Address Output </p>
114
  <a href="#a277895ba6004986cf490068945998fd0"></a><br/></td></tr>
115
<br/>
116
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a801fbb1ae4c2812332242ce5d746cf36">DAT_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
117
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Master Data Output </p>
118
  <a href="#a801fbb1ae4c2812332242ce5d746cf36"></a><br/></td></tr>
119
<br/>
120
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#ae636550dd8481fd101623d0c665e894c">SEL_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
121
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Master Byte Select </p>
122
  <a href="#ae636550dd8481fd101623d0c665e894c"></a><br/></td></tr>
123
<br/>
124
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a0e045730861ed97d585a192fcbbfd8a5">STB_O</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
125
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Master Strobe Output </p>
126
  <a href="#a0e045730861ed97d585a192fcbbfd8a5"></a><br/></td></tr>
127
<br/>
128
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a6cd0052d2c68597331280fe500366be4">WE_O</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
129
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Master Write Enable Output </p>
130
  <a href="#a6cd0052d2c68597331280fe500366be4"></a><br/></td></tr>
131
<br/>
132
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a067f51b370f090178fbe8248b48f50b0">SGL_O</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
133
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Cycle Tag, TAG_TYPE: TGC_O, Single Bus Cycle. </p>
134
  <a href="#a067f51b370f090178fbe8248b48f50b0"></a><br/></td></tr>
135
<br/>
136
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#af57b8a8680a72f392a1f2af3ee2b61a9">BLK_O</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
137
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Cycle Tag, TAG_TYPE: TGC_O, Block Bus Cycle. </p>
138
  <a href="#af57b8a8680a72f392a1f2af3ee2b61a9"></a><br/></td></tr>
139
<br/>
140
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a951678555b50fc9229fe9b553c7b09d0">RMW_O</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
141
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Cycle Tag, TAG_TYPE: TGC_O, Read-Modify-Write Cycle. </p>
142
  <a href="#a951678555b50fc9229fe9b553c7b09d0"></a><br/></td></tr>
143
<br/>
144
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a02037d382851d62248a83cbc35dd1529">CTI_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
145
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Address Tag, TAG_TYPE: TGA_O, Cycle Type Identifier, Incrementing Bus Cycle or End-of-Burst Cycle. </p>
146
  <a href="#a02037d382851d62248a83cbc35dd1529"></a><br/></td></tr>
147
<br/>
148
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a08f46078858b7e8b6f2dfe2f6ec20c84">BTE_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">1</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
149
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>WISHBONE Address Tag, TAG_TYPE: TGA_O, Burst Type Extension, always Linear Burst. </p>
150
  <a href="#a08f46078858b7e8b6f2dfe2f6ec20c84"></a><br/></td></tr>
151
<br/>
152
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a4b66c96fdd706df792811882b6f9fa9b">fc_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
153
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>Custom TAG_TYPE: TGC_O, Cycle Tag, Processor Function Code:</p>
154
<ul>
155
<li>1 - user data,</li>
156
<li>2 - user program,</li>
157
<li>5 - supervisor data : all exception vector entries except reset,</li>
158
<li>6 - supervisor program : exception vector for reset,</li>
159
<li>7 - cpu space: interrupt acknowledge. </li>
160
</ul>
161
  <a href="#a4b66c96fdd706df792811882b6f9fa9b"></a><br/></td></tr>
162
<br/>
163
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a8246303a982cd24ff7dcc7b36c3038e2">reset_o</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
164
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>External device reset. Output high when processing the RESET instruction. </p>
165
  <a href="#a8246303a982cd24ff7dcc7b36c3038e2"></a><br/></td></tr>
166
<br/>
167
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classao68000.html#a0a90a371e379531c8e466799ff5c3d49">blocked_o</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
168
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><p>Processor blocked indicator. The processor is blocked after a double bus error. </p>
169
  <a href="#a0a90a371e379531c8e466799ff5c3d49"></a><br/></td></tr>
170
<br/>
171
<tr><td colspan="2"><h2><a name="Module Instances"></a>
172
Module Instances</h2></td></tr>
173
 <tr><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classao68000.html#a2c34e1b84d9fe30c49c5c814be3dc392">bus_control::bus_control_m</a>  </b>&#160;</td><td class="memItemRight" valign="bottom">   <b>Module</b><em> <a class="el" href="classbus__control.html">bus_control</a></em></td></tr>
174
<tr><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classao68000.html#ad82deea9ab15d2e02890df123ad51fd9">registers::registers_m</a>  </b>&#160;</td><td class="memItemRight" valign="bottom">   <b>Module</b><em> <a class="el" href="classregisters.html">registers</a></em></td></tr>
175
<tr><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classao68000.html#ab85a25c3b08b1de81856944a16fafd5d">memory_registers::memory_registers_m</a>  </b>&#160;</td><td class="memItemRight" valign="bottom">   <b>Module</b><em> <a class="el" href="classmemory__registers.html">memory_registers</a></em></td></tr>
176
<tr><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classao68000.html#a6f5a57c27d91cf2c4092c71adf13ae81">decoder::decoder_m</a>  </b>&#160;</td><td class="memItemRight" valign="bottom">   <b>Module</b><em> <a class="el" href="classdecoder.html">decoder</a></em></td></tr>
177
<tr><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classao68000.html#a30446f4f602b6185a7ed25e5aa8e470e">condition::condition_m</a>  </b>&#160;</td><td class="memItemRight" valign="bottom">   <b>Module</b><em> <a class="el" href="classcondition.html">condition</a></em></td></tr>
178
<tr><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classao68000.html#a63ee30297781426b4dd11d052490997f">alu::alu_m</a>  </b>&#160;</td><td class="memItemRight" valign="bottom">   <b>Module</b><em> <a class="el" href="classalu.html">alu</a></em></td></tr>
179
<tr><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classao68000.html#a753de474d4bdb41b494fed2539290cc4">microcode_branch::microcode_branch_m</a>  </b>&#160;</td><td class="memItemRight" valign="bottom">   <b>Module</b><em> <a class="el" href="classmicrocode__branch.html">microcode_branch</a></em></td></tr>
180
<tr><td colspan="2"><h2><a name="Signals"></a>
181
Signals</h2></td></tr>
182
 <tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">15</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#abef0ede1a300bfe80eeecc8d51a0afe0">sr</a> </td></tr>
183 13 alfik
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a7e653ecba236b212b87d66d9e46f3914">size</a> </td></tr>
184 12 alfik
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#aaf40157e76d59864abf62ffe1c4f605d">address</a> </td></tr>
185
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a3da831ef8ac6ec75b132d8d299115092">address_type</a> </td></tr>
186
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a4d00737f890e3080a8915e23668c2fe0">read_modify_write_flag</a> </td></tr>
187
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a341be6a91dd12d14293eaa53c7c254d2">data_read</a> </td></tr>
188
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#ac7098386bafc8ad2194743a7ebbc3928">data_write</a> </td></tr>
189
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a5e28cd1d3701cc3d88dd0df22e697108">pc</a> </td></tr>
190
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a7f60c5a54b85d16a5daa159e3f93f3a2">prefetch_ir_valid</a> </td></tr>
191
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">79</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a3403e55545d6a49c4a4fa6f16cfe7126">prefetch_ir</a> </td></tr>
192
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a63cc96be1f84432ea4b755f14c9801bd">do_reset</a> </td></tr>
193
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#aaa926f4340d9533fa404ed2121e01add">do_read</a> </td></tr>
194
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a2fd644eba6903b45558dba81d759d60a">do_write</a> </td></tr>
195
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a017afb5ca18639747617179cd4b5b9af">do_interrupt</a> </td></tr>
196
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a8d22354dba9690de7ed1f40174e7fac5">do_blocked</a> </td></tr>
197
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#aa9b27c579ff3359c8722f33ddc218606">jmp_address_trap</a> </td></tr>
198
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a68c0830ee44827649eeece60ccb007a4">jmp_bus_trap</a> </td></tr>
199
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#adc838dee1d3e5fb81b69d9cd825e2078">finished</a> </td></tr>
200
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#ab31d9d61b3fb7b8cf2d2588943144c51">interrupt_trap</a> </td></tr>
201
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a48c24a88040f4bfdc6df4f6d44c74f02">interrupt_mask</a> </td></tr>
202
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#aa64aa2047c9823a2b6354f945b7a1e91">rw_state</a> </td></tr>
203
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#ad29c33a9347a9dc0ad7e6a38a9674cea">fc_state</a> </td></tr>
204
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a2d3d54c5eadf71c6a422a5e9c3c1c0f0">decoder_trap</a> </td></tr>
205
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a0c5ac49d1bd4f956a99173ba8d76824e">usp</a> </td></tr>
206
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a9fbb4d38edd465bd6e91c844baa3cc32">Dn_output</a> </td></tr>
207
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a38819ff180e465048ac34fe24c17db2e">An_output</a> </td></tr>
208
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#ae78165f07b720df4d51db101effc08c5">result</a> </td></tr>
209
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#ac4bdc1d7a8df2e5b24f92e8c47b87d31">An_address</a> </td></tr>
210
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a314e14c9d14faca666d7282e70aec69e">An_input</a> </td></tr>
211
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a8ce376b6468188948a66dd3090b82303">Dn_address</a> </td></tr>
212
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">15</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a88e0be4d7a8d7765fd81d2c7ecec034c">ir</a> </td></tr>
213
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">8</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a986f73747582af0c6343b171a856a806">decoder_micropc</a> </td></tr>
214 13 alfik
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#ad3946c0f11e87469fdc3601692a49317">alu_signal</a> </td></tr>
215
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#abc430119a2bec27890ed3564ab72ffc3">alu_mult_div_ready</a> </td></tr>
216
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">8</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#ae69df823449aa74618aaf7f853d3f11e">load_ea</a> </td></tr>
217
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">8</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a58cd92d0477a981c2008bd90817becc9">perform_ea_read</a> </td></tr>
218
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">8</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#ab422cb8cd23d482adfd2aa9caa9761c5">perform_ea_write</a> </td></tr>
219
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">8</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a09f55857356fd236f8350946112ea688">save_ea</a> </td></tr>
220
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a3cb489d55f80adb5d4cafd9f9f4679be">trace_flag</a> </td></tr>
221
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#abf4182c32ee4bc817caa8b5d6772ab7a">group_0_flag</a> </td></tr>
222
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#aa7e62464a0cd6d4d476939a4ddcb7cb0">stop_flag</a> </td></tr>
223
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">8</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#ace8aff52b8f30690429b9936f07c97a0">micro_pc</a> </td></tr>
224
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a2ce08034a6163ba919bc8671ab418925">operand1</a> </td></tr>
225
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#abba9faff9213088a72a8ec33a43e7b88">operand2</a> </td></tr>
226
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">4</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a01988743194f85b63333d073c7fe68f7">movem_loop</a> </td></tr>
227
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">15</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a280d638b17d688517b637ad90d6df376">movem_reg</a> </td></tr>
228
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a83b2f86d57930b08a8db6e9b8410837f">condition</a> </td></tr>
229
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">87</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#ae4e21fd281172d5e74e527236b1519f2">micro_data</a> </td></tr>
230
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#ae552c0d79d4e728a385243f7339c4090">fault_address_state</a> </td></tr>
231
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">1</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a71903694d8425f743a2f6e753a7e2e89">pc_change</a> </td></tr>
232
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#aeb25637923460dddbd88804a217e5ce5">prefetch_ir_valid_32</a> </td></tr>
233
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a7e1ce5d495efd402ecaac1127691254b">ea_type</a> </td></tr>
234
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#abe4582e421ebfc379fc3e26b925783fa">ea_mod</a> </td></tr>
235
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a127110f55f7a36e476471f8860abc860">ea_reg</a> </td></tr>
236 16 alfik
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">17</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#a3e5b96a27d6416089864cf873b6099d2">decoder_alu</a> </td></tr>
237
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar">[</span><span class="vhdldigit">17</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classao68000.html#af8572caa0f68ae84d7415194299db547">decoder_alu_reg</a> </td></tr>
238 12 alfik
</table>
239
<hr/><a name="_details"></a><h2>Detailed Description</h2>
240
<p><a class="el" href="classao68000.html" title="ao68000 top level module.">ao68000</a> top level module. </p>
241
<p>This module contains only instantiations of sub-modules and wire declarations. </p>
242
 
243
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00405">405</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
244
<hr/><h2>Member Data Documentation</h2>
245
<a class="anchor" id="a6bee7e749a667293d6fbea8fc1380d12"></a><!-- doxytag: member="ao68000::CLK_I" ref="a6bee7e749a667293d6fbea8fc1380d12" args="" -->
246
<div class="memitem">
247
<div class="memproto">
248
      <table class="memname">
249
        <tr>
250
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a6bee7e749a667293d6fbea8fc1380d12">CLK_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
251
        </tr>
252
      </table>
253
</div>
254
<div class="memdoc">
255
 
256
<p><p>WISHBONE Clock Input </p>
257
 </p>
258
 
259
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00407">407</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
260
 
261
</div>
262
</div>
263
<a class="anchor" id="a2a1a525f5a12c4e4a67bdf9fdf6df2be"></a><!-- doxytag: member="ao68000::ERR_I" ref="a2a1a525f5a12c4e4a67bdf9fdf6df2be" args="" -->
264
<div class="memitem">
265
<div class="memproto">
266
      <table class="memname">
267
        <tr>
268
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a2a1a525f5a12c4e4a67bdf9fdf6df2be">ERR_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
269
        </tr>
270
      </table>
271
</div>
272
<div class="memdoc">
273
 
274
<p><p>WISHBONE Master Error Input</p>
275
<ul>
276
<li>on normal cycle: bus error,</li>
277
<li>on interrupt acknowledge cycle: spurious interrupt. </li>
278
</ul>
279
 </p>
280
 
281
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00419">419</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
282
 
283
</div>
284
</div>
285
<a class="anchor" id="af26604192b486b62964b9fada0bc6aff"></a><!-- doxytag: member="ao68000::RTY_I" ref="af26604192b486b62964b9fada0bc6aff" args="" -->
286
<div class="memitem">
287
<div class="memproto">
288
      <table class="memname">
289
        <tr>
290
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#af26604192b486b62964b9fada0bc6aff">RTY_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
291
        </tr>
292
      </table>
293
</div>
294
<div class="memdoc">
295
 
296
<p><p>WISHBONE Master Retry Input</p>
297
<ul>
298
<li>on normal cycle: retry bus cycle,</li>
299
<li>on interrupt acknowledge: use auto-vector. </li>
300
</ul>
301
 </p>
302
 
303
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00420">420</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
304
 
305
</div>
306
</div>
307
<a class="anchor" id="a067f51b370f090178fbe8248b48f50b0"></a><!-- doxytag: member="ao68000::SGL_O" ref="a067f51b370f090178fbe8248b48f50b0" args="" -->
308
<div class="memitem">
309
<div class="memproto">
310
      <table class="memname">
311
        <tr>
312
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a067f51b370f090178fbe8248b48f50b0">SGL_O</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
313
        </tr>
314
      </table>
315
</div>
316
<div class="memdoc">
317
 
318
<p><p>WISHBONE Cycle Tag, TAG_TYPE: TGC_O, Single Bus Cycle. </p>
319
 </p>
320
 
321
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00423">423</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
322
 
323
</div>
324
</div>
325
<a class="anchor" id="af57b8a8680a72f392a1f2af3ee2b61a9"></a><!-- doxytag: member="ao68000::BLK_O" ref="af57b8a8680a72f392a1f2af3ee2b61a9" args="" -->
326
<div class="memitem">
327
<div class="memproto">
328
      <table class="memname">
329
        <tr>
330
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#af57b8a8680a72f392a1f2af3ee2b61a9">BLK_O</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
331
        </tr>
332
      </table>
333
</div>
334
<div class="memdoc">
335
 
336
<p><p>WISHBONE Cycle Tag, TAG_TYPE: TGC_O, Block Bus Cycle. </p>
337
 </p>
338
 
339
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00424">424</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
340
 
341
</div>
342
</div>
343
<a class="anchor" id="a951678555b50fc9229fe9b553c7b09d0"></a><!-- doxytag: member="ao68000::RMW_O" ref="a951678555b50fc9229fe9b553c7b09d0" args="" -->
344
<div class="memitem">
345
<div class="memproto">
346
      <table class="memname">
347
        <tr>
348
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a951678555b50fc9229fe9b553c7b09d0">RMW_O</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
349
        </tr>
350
      </table>
351
</div>
352
<div class="memdoc">
353
 
354
<p><p>WISHBONE Cycle Tag, TAG_TYPE: TGC_O, Read-Modify-Write Cycle. </p>
355
 </p>
356
 
357
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00425">425</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
358
 
359
</div>
360
</div>
361
<a class="anchor" id="a02037d382851d62248a83cbc35dd1529"></a><!-- doxytag: member="ao68000::CTI_O" ref="a02037d382851d62248a83cbc35dd1529" args="" -->
362
<div class="memitem">
363
<div class="memproto">
364
      <table class="memname">
365
        <tr>
366
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a02037d382851d62248a83cbc35dd1529">CTI_O</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
367
        </tr>
368
      </table>
369
</div>
370
<div class="memdoc">
371
 
372
<p><p>WISHBONE Address Tag, TAG_TYPE: TGA_O, Cycle Type Identifier, Incrementing Bus Cycle or End-of-Burst Cycle. </p>
373
 </p>
374
 
375
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00428">428</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
376
 
377
</div>
378
</div>
379
<a class="anchor" id="a08f46078858b7e8b6f2dfe2f6ec20c84"></a><!-- doxytag: member="ao68000::BTE_O" ref="a08f46078858b7e8b6f2dfe2f6ec20c84" args="" -->
380
<div class="memitem">
381
<div class="memproto">
382
      <table class="memname">
383
        <tr>
384
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a08f46078858b7e8b6f2dfe2f6ec20c84">BTE_O</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">1</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
385
        </tr>
386
      </table>
387
</div>
388
<div class="memdoc">
389
 
390
<p><p>WISHBONE Address Tag, TAG_TYPE: TGA_O, Burst Type Extension, always Linear Burst. </p>
391
 </p>
392
 
393
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00429">429</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
394
 
395
</div>
396
</div>
397
<a class="anchor" id="a4b66c96fdd706df792811882b6f9fa9b"></a><!-- doxytag: member="ao68000::fc_o" ref="a4b66c96fdd706df792811882b6f9fa9b" args="" -->
398
<div class="memitem">
399
<div class="memproto">
400
      <table class="memname">
401
        <tr>
402
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a4b66c96fdd706df792811882b6f9fa9b">fc_o</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
403
        </tr>
404
      </table>
405
</div>
406
<div class="memdoc">
407
 
408
<p><p>Custom TAG_TYPE: TGC_O, Cycle Tag, Processor Function Code:</p>
409
<ul>
410
<li>1 - user data,</li>
411
<li>2 - user program,</li>
412
<li>5 - supervisor data : all exception vector entries except reset,</li>
413
<li>6 - supervisor program : exception vector for reset,</li>
414
<li>7 - cpu space: interrupt acknowledge. </li>
415
</ul>
416
 </p>
417
 
418
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00432">432</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
419
 
420
</div>
421
</div>
422
<a class="anchor" id="a1ff11e699c0192bb533209bd3cf9d5ba"></a><!-- doxytag: member="ao68000::ipl_i" ref="a1ff11e699c0192bb533209bd3cf9d5ba" args="" -->
423
<div class="memitem">
424
<div class="memproto">
425
      <table class="memname">
426
        <tr>
427
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a1ff11e699c0192bb533209bd3cf9d5ba">ipl_i</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
428
        </tr>
429
      </table>
430
</div>
431
<div class="memdoc">
432
 
433
<p><p>Interrupt Priority Level Interrupt acknowledge cycle:</p>
434
<ul>
435
<li>ACK_I: interrupt vector on DAT_I[7:0],</li>
436
<li>ERR_I: spurious interrupt,</li>
437
<li>RTY_I: auto-vector. </li>
438
</ul>
439
 </p>
440
 
441
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00440">440</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
442
 
443
</div>
444
</div>
445
<a class="anchor" id="a8246303a982cd24ff7dcc7b36c3038e2"></a><!-- doxytag: member="ao68000::reset_o" ref="a8246303a982cd24ff7dcc7b36c3038e2" args="" -->
446
<div class="memitem">
447
<div class="memproto">
448
      <table class="memname">
449
        <tr>
450
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a8246303a982cd24ff7dcc7b36c3038e2">reset_o</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
451
        </tr>
452
      </table>
453
</div>
454
<div class="memdoc">
455
 
456
<p><p>External device reset. Output high when processing the RESET instruction. </p>
457
 </p>
458
 
459
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00441">441</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
460
 
461
</div>
462
</div>
463
<a class="anchor" id="a5c903f753511ea2ec94145415549a148"></a><!-- doxytag: member="ao68000::reset_n" ref="a5c903f753511ea2ec94145415549a148" args="" -->
464
<div class="memitem">
465
<div class="memproto">
466
      <table class="memname">
467
        <tr>
468
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a5c903f753511ea2ec94145415549a148">reset_n</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
469
        </tr>
470
      </table>
471
</div>
472
<div class="memdoc">
473
 
474
<p><p>Asynchronous Reset Input </p>
475
 </p>
476
 
477
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00408">408</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
478
 
479
</div>
480
</div>
481
<a class="anchor" id="a0a90a371e379531c8e466799ff5c3d49"></a><!-- doxytag: member="ao68000::blocked_o" ref="a0a90a371e379531c8e466799ff5c3d49" args="" -->
482
<div class="memitem">
483
<div class="memproto">
484
      <table class="memname">
485
        <tr>
486
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a0a90a371e379531c8e466799ff5c3d49">blocked_o</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
487
        </tr>
488
      </table>
489
</div>
490
<div class="memdoc">
491
 
492
<p><p>Processor blocked indicator. The processor is blocked after a double bus error. </p>
493
 </p>
494
 
495
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00442">442</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
496
 
497
</div>
498
</div>
499
<a class="anchor" id="abef0ede1a300bfe80eeecc8d51a0afe0"></a><!-- doxytag: member="ao68000::sr" ref="abef0ede1a300bfe80eeecc8d51a0afe0" args="wire[15:0]" -->
500
<div class="memitem">
501
<div class="memproto">
502
      <table class="memname">
503
        <tr>
504
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#abef0ede1a300bfe80eeecc8d51a0afe0">sr</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[15:0]]</code></td>
505
        </tr>
506
      </table>
507
</div>
508
<div class="memdoc">
509
 
510
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00445">445</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
511
 
512
</div>
513
</div>
514 13 alfik
<a class="anchor" id="a7e653ecba236b212b87d66d9e46f3914"></a><!-- doxytag: member="ao68000::size" ref="a7e653ecba236b212b87d66d9e46f3914" args="wire[2:0]" -->
515 12 alfik
<div class="memitem">
516
<div class="memproto">
517
      <table class="memname">
518
        <tr>
519 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a7e653ecba236b212b87d66d9e46f3914">size</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[2:0]]</code></td>
520 12 alfik
        </tr>
521
      </table>
522
</div>
523
<div class="memdoc">
524
 
525
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00446">446</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
526
 
527
</div>
528
</div>
529
<a class="anchor" id="aaf40157e76d59864abf62ffe1c4f605d"></a><!-- doxytag: member="ao68000::address" ref="aaf40157e76d59864abf62ffe1c4f605d" args="wire[31:0]" -->
530
<div class="memitem">
531
<div class="memproto">
532
      <table class="memname">
533
        <tr>
534
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#aaf40157e76d59864abf62ffe1c4f605d">address</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
535
        </tr>
536
      </table>
537
</div>
538
<div class="memdoc">
539
 
540
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00447">447</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
541
 
542
</div>
543
</div>
544
<a class="anchor" id="a3da831ef8ac6ec75b132d8d299115092"></a><!-- doxytag: member="ao68000::address_type" ref="a3da831ef8ac6ec75b132d8d299115092" args="wire" -->
545
<div class="memitem">
546
<div class="memproto">
547
      <table class="memname">
548
        <tr>
549
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a3da831ef8ac6ec75b132d8d299115092">address_type</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
550
        </tr>
551
      </table>
552
</div>
553
<div class="memdoc">
554
 
555
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00448">448</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
556
 
557
</div>
558
</div>
559
<a class="anchor" id="a4d00737f890e3080a8915e23668c2fe0"></a><!-- doxytag: member="ao68000::read_modify_write_flag" ref="a4d00737f890e3080a8915e23668c2fe0" args="wire" -->
560
<div class="memitem">
561
<div class="memproto">
562
      <table class="memname">
563
        <tr>
564
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a4d00737f890e3080a8915e23668c2fe0">read_modify_write_flag</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
565
        </tr>
566
      </table>
567
</div>
568
<div class="memdoc">
569
 
570
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00449">449</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
571
 
572
</div>
573
</div>
574
<a class="anchor" id="a341be6a91dd12d14293eaa53c7c254d2"></a><!-- doxytag: member="ao68000::data_read" ref="a341be6a91dd12d14293eaa53c7c254d2" args="wire[31:0]" -->
575
<div class="memitem">
576
<div class="memproto">
577
      <table class="memname">
578
        <tr>
579
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a341be6a91dd12d14293eaa53c7c254d2">data_read</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
580
        </tr>
581
      </table>
582
</div>
583
<div class="memdoc">
584
 
585
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00450">450</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
586
 
587
</div>
588
</div>
589
<a class="anchor" id="ac7098386bafc8ad2194743a7ebbc3928"></a><!-- doxytag: member="ao68000::data_write" ref="ac7098386bafc8ad2194743a7ebbc3928" args="wire[31:0]" -->
590
<div class="memitem">
591
<div class="memproto">
592
      <table class="memname">
593
        <tr>
594
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ac7098386bafc8ad2194743a7ebbc3928">data_write</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
595
        </tr>
596
      </table>
597
</div>
598
<div class="memdoc">
599
 
600
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00451">451</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
601
 
602
</div>
603
</div>
604
<a class="anchor" id="a5e28cd1d3701cc3d88dd0df22e697108"></a><!-- doxytag: member="ao68000::pc" ref="a5e28cd1d3701cc3d88dd0df22e697108" args="wire[31:0]" -->
605
<div class="memitem">
606
<div class="memproto">
607
      <table class="memname">
608
        <tr>
609
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a5e28cd1d3701cc3d88dd0df22e697108">pc</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
610
        </tr>
611
      </table>
612
</div>
613
<div class="memdoc">
614
 
615
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00452">452</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
616
 
617
</div>
618
</div>
619
<a class="anchor" id="a7f60c5a54b85d16a5daa159e3f93f3a2"></a><!-- doxytag: member="ao68000::prefetch_ir_valid" ref="a7f60c5a54b85d16a5daa159e3f93f3a2" args="wire" -->
620
<div class="memitem">
621
<div class="memproto">
622
      <table class="memname">
623
        <tr>
624
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a7f60c5a54b85d16a5daa159e3f93f3a2">prefetch_ir_valid</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
625
        </tr>
626
      </table>
627
</div>
628
<div class="memdoc">
629
 
630
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00453">453</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
631
 
632
</div>
633
</div>
634
<a class="anchor" id="a61843aa9b51ba23ec6c8c35892366559"></a><!-- doxytag: member="ao68000::CYC_O" ref="a61843aa9b51ba23ec6c8c35892366559" args="" -->
635
<div class="memitem">
636
<div class="memproto">
637
      <table class="memname">
638
        <tr>
639
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a61843aa9b51ba23ec6c8c35892366559">CYC_O</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
640
        </tr>
641
      </table>
642
</div>
643
<div class="memdoc">
644
 
645
<p><p>WISHBONE Master Cycle Output </p>
646
 </p>
647
 
648
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00410">410</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
649
 
650
</div>
651
</div>
652
<a class="anchor" id="a3403e55545d6a49c4a4fa6f16cfe7126"></a><!-- doxytag: member="ao68000::prefetch_ir" ref="a3403e55545d6a49c4a4fa6f16cfe7126" args="wire[79:0]" -->
653
<div class="memitem">
654
<div class="memproto">
655
      <table class="memname">
656
        <tr>
657
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a3403e55545d6a49c4a4fa6f16cfe7126">prefetch_ir</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[79:0]]</code></td>
658
        </tr>
659
      </table>
660
</div>
661
<div class="memdoc">
662
 
663
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00454">454</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
664
 
665
</div>
666
</div>
667
<a class="anchor" id="a63cc96be1f84432ea4b755f14c9801bd"></a><!-- doxytag: member="ao68000::do_reset" ref="a63cc96be1f84432ea4b755f14c9801bd" args="wire" -->
668
<div class="memitem">
669
<div class="memproto">
670
      <table class="memname">
671
        <tr>
672
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a63cc96be1f84432ea4b755f14c9801bd">do_reset</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
673
        </tr>
674
      </table>
675
</div>
676
<div class="memdoc">
677
 
678
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00455">455</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
679
 
680
</div>
681
</div>
682
<a class="anchor" id="aaa926f4340d9533fa404ed2121e01add"></a><!-- doxytag: member="ao68000::do_read" ref="aaa926f4340d9533fa404ed2121e01add" args="wire" -->
683
<div class="memitem">
684
<div class="memproto">
685
      <table class="memname">
686
        <tr>
687
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#aaa926f4340d9533fa404ed2121e01add">do_read</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
688
        </tr>
689
      </table>
690
</div>
691
<div class="memdoc">
692
 
693
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00456">456</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
694
 
695
</div>
696
</div>
697
<a class="anchor" id="a2fd644eba6903b45558dba81d759d60a"></a><!-- doxytag: member="ao68000::do_write" ref="a2fd644eba6903b45558dba81d759d60a" args="wire" -->
698
<div class="memitem">
699
<div class="memproto">
700
      <table class="memname">
701
        <tr>
702
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a2fd644eba6903b45558dba81d759d60a">do_write</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
703
        </tr>
704
      </table>
705
</div>
706
<div class="memdoc">
707
 
708
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00457">457</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
709
 
710
</div>
711
</div>
712
<a class="anchor" id="a017afb5ca18639747617179cd4b5b9af"></a><!-- doxytag: member="ao68000::do_interrupt" ref="a017afb5ca18639747617179cd4b5b9af" args="wire" -->
713
<div class="memitem">
714
<div class="memproto">
715
      <table class="memname">
716
        <tr>
717
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a017afb5ca18639747617179cd4b5b9af">do_interrupt</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
718
        </tr>
719
      </table>
720
</div>
721
<div class="memdoc">
722
 
723
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00458">458</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
724
 
725
</div>
726
</div>
727
<a class="anchor" id="a8d22354dba9690de7ed1f40174e7fac5"></a><!-- doxytag: member="ao68000::do_blocked" ref="a8d22354dba9690de7ed1f40174e7fac5" args="wire" -->
728
<div class="memitem">
729
<div class="memproto">
730
      <table class="memname">
731
        <tr>
732
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a8d22354dba9690de7ed1f40174e7fac5">do_blocked</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
733
        </tr>
734
      </table>
735
</div>
736
<div class="memdoc">
737
 
738
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00459">459</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
739
 
740
</div>
741
</div>
742
<a class="anchor" id="aa9b27c579ff3359c8722f33ddc218606"></a><!-- doxytag: member="ao68000::jmp_address_trap" ref="aa9b27c579ff3359c8722f33ddc218606" args="wire" -->
743
<div class="memitem">
744
<div class="memproto">
745
      <table class="memname">
746
        <tr>
747
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#aa9b27c579ff3359c8722f33ddc218606">jmp_address_trap</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
748
        </tr>
749
      </table>
750
</div>
751
<div class="memdoc">
752
 
753
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00460">460</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
754
 
755
</div>
756
</div>
757
<a class="anchor" id="a68c0830ee44827649eeece60ccb007a4"></a><!-- doxytag: member="ao68000::jmp_bus_trap" ref="a68c0830ee44827649eeece60ccb007a4" args="wire" -->
758
<div class="memitem">
759
<div class="memproto">
760
      <table class="memname">
761
        <tr>
762
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a68c0830ee44827649eeece60ccb007a4">jmp_bus_trap</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
763
        </tr>
764
      </table>
765
</div>
766
<div class="memdoc">
767
 
768
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00461">461</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
769
 
770
</div>
771
</div>
772
<a class="anchor" id="adc838dee1d3e5fb81b69d9cd825e2078"></a><!-- doxytag: member="ao68000::finished" ref="adc838dee1d3e5fb81b69d9cd825e2078" args="wire" -->
773
<div class="memitem">
774
<div class="memproto">
775
      <table class="memname">
776
        <tr>
777
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#adc838dee1d3e5fb81b69d9cd825e2078">finished</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
778
        </tr>
779
      </table>
780
</div>
781
<div class="memdoc">
782
 
783
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00462">462</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
784
 
785
</div>
786
</div>
787
<a class="anchor" id="ab31d9d61b3fb7b8cf2d2588943144c51"></a><!-- doxytag: member="ao68000::interrupt_trap" ref="ab31d9d61b3fb7b8cf2d2588943144c51" args="wire[7:0]" -->
788
<div class="memitem">
789
<div class="memproto">
790
      <table class="memname">
791
        <tr>
792
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ab31d9d61b3fb7b8cf2d2588943144c51">interrupt_trap</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[7:0]]</code></td>
793
        </tr>
794
      </table>
795
</div>
796
<div class="memdoc">
797
 
798
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00463">463</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
799
 
800
</div>
801
</div>
802
<a class="anchor" id="a277895ba6004986cf490068945998fd0"></a><!-- doxytag: member="ao68000::ADR_O" ref="a277895ba6004986cf490068945998fd0" args="" -->
803
<div class="memitem">
804
<div class="memproto">
805
      <table class="memname">
806
        <tr>
807
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a277895ba6004986cf490068945998fd0">ADR_O</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
808
        </tr>
809
      </table>
810
</div>
811
<div class="memdoc">
812
 
813
<p><p>WISHBONE Master Address Output </p>
814
 </p>
815
 
816
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00411">411</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
817
 
818
</div>
819
</div>
820
<a class="anchor" id="a48c24a88040f4bfdc6df4f6d44c74f02"></a><!-- doxytag: member="ao68000::interrupt_mask" ref="a48c24a88040f4bfdc6df4f6d44c74f02" args="wire[2:0]" -->
821
<div class="memitem">
822
<div class="memproto">
823
      <table class="memname">
824
        <tr>
825
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a48c24a88040f4bfdc6df4f6d44c74f02">interrupt_mask</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[2:0]]</code></td>
826
        </tr>
827
      </table>
828
</div>
829
<div class="memdoc">
830
 
831
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00464">464</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
832
 
833
</div>
834
</div>
835
<a class="anchor" id="aa64aa2047c9823a2b6354f945b7a1e91"></a><!-- doxytag: member="ao68000::rw_state" ref="aa64aa2047c9823a2b6354f945b7a1e91" args="wire" -->
836
<div class="memitem">
837
<div class="memproto">
838
      <table class="memname">
839
        <tr>
840
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#aa64aa2047c9823a2b6354f945b7a1e91">rw_state</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
841
        </tr>
842
      </table>
843
</div>
844
<div class="memdoc">
845
 
846
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00465">465</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
847
 
848
</div>
849
</div>
850
<a class="anchor" id="ad29c33a9347a9dc0ad7e6a38a9674cea"></a><!-- doxytag: member="ao68000::fc_state" ref="ad29c33a9347a9dc0ad7e6a38a9674cea" args="wire[2:0]" -->
851
<div class="memitem">
852
<div class="memproto">
853
      <table class="memname">
854
        <tr>
855
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ad29c33a9347a9dc0ad7e6a38a9674cea">fc_state</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[2:0]]</code></td>
856
        </tr>
857
      </table>
858
</div>
859
<div class="memdoc">
860
 
861
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00466">466</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
862
 
863
</div>
864
</div>
865
<a class="anchor" id="a2d3d54c5eadf71c6a422a5e9c3c1c0f0"></a><!-- doxytag: member="ao68000::decoder_trap" ref="a2d3d54c5eadf71c6a422a5e9c3c1c0f0" args="wire[7:0]" -->
866
<div class="memitem">
867
<div class="memproto">
868
      <table class="memname">
869
        <tr>
870
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a2d3d54c5eadf71c6a422a5e9c3c1c0f0">decoder_trap</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[7:0]]</code></td>
871
        </tr>
872
      </table>
873
</div>
874
<div class="memdoc">
875
 
876
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00467">467</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
877
 
878
</div>
879
</div>
880
<a class="anchor" id="a0c5ac49d1bd4f956a99173ba8d76824e"></a><!-- doxytag: member="ao68000::usp" ref="a0c5ac49d1bd4f956a99173ba8d76824e" args="wire[31:0]" -->
881
<div class="memitem">
882
<div class="memproto">
883
      <table class="memname">
884
        <tr>
885
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a0c5ac49d1bd4f956a99173ba8d76824e">usp</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
886
        </tr>
887
      </table>
888
</div>
889
<div class="memdoc">
890
 
891
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00468">468</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
892
 
893
</div>
894
</div>
895
<a class="anchor" id="a9fbb4d38edd465bd6e91c844baa3cc32"></a><!-- doxytag: member="ao68000::Dn_output" ref="a9fbb4d38edd465bd6e91c844baa3cc32" args="wire[31:0]" -->
896
<div class="memitem">
897
<div class="memproto">
898
      <table class="memname">
899
        <tr>
900
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a9fbb4d38edd465bd6e91c844baa3cc32">Dn_output</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
901
        </tr>
902
      </table>
903
</div>
904
<div class="memdoc">
905
 
906
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00469">469</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
907
 
908
</div>
909
</div>
910
<a class="anchor" id="a38819ff180e465048ac34fe24c17db2e"></a><!-- doxytag: member="ao68000::An_output" ref="a38819ff180e465048ac34fe24c17db2e" args="wire[31:0]" -->
911
<div class="memitem">
912
<div class="memproto">
913
      <table class="memname">
914
        <tr>
915
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a38819ff180e465048ac34fe24c17db2e">An_output</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
916
        </tr>
917
      </table>
918
</div>
919
<div class="memdoc">
920
 
921
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00470">470</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
922
 
923
</div>
924
</div>
925
<a class="anchor" id="ae78165f07b720df4d51db101effc08c5"></a><!-- doxytag: member="ao68000::result" ref="ae78165f07b720df4d51db101effc08c5" args="wire[31:0]" -->
926
<div class="memitem">
927
<div class="memproto">
928
      <table class="memname">
929
        <tr>
930
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ae78165f07b720df4d51db101effc08c5">result</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
931
        </tr>
932
      </table>
933
</div>
934
<div class="memdoc">
935
 
936
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00471">471</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
937
 
938
</div>
939
</div>
940
<a class="anchor" id="ac4bdc1d7a8df2e5b24f92e8c47b87d31"></a><!-- doxytag: member="ao68000::An_address" ref="ac4bdc1d7a8df2e5b24f92e8c47b87d31" args="wire[3:0]" -->
941
<div class="memitem">
942
<div class="memproto">
943
      <table class="memname">
944
        <tr>
945
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ac4bdc1d7a8df2e5b24f92e8c47b87d31">An_address</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[3:0]]</code></td>
946
        </tr>
947
      </table>
948
</div>
949
<div class="memdoc">
950
 
951
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00472">472</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
952
 
953
</div>
954
</div>
955
<a class="anchor" id="a314e14c9d14faca666d7282e70aec69e"></a><!-- doxytag: member="ao68000::An_input" ref="a314e14c9d14faca666d7282e70aec69e" args="wire[31:0]" -->
956
<div class="memitem">
957
<div class="memproto">
958
      <table class="memname">
959
        <tr>
960
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a314e14c9d14faca666d7282e70aec69e">An_input</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
961
        </tr>
962
      </table>
963
</div>
964
<div class="memdoc">
965
 
966
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00473">473</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
967
 
968
</div>
969
</div>
970
<a class="anchor" id="a801fbb1ae4c2812332242ce5d746cf36"></a><!-- doxytag: member="ao68000::DAT_O" ref="a801fbb1ae4c2812332242ce5d746cf36" args="" -->
971
<div class="memitem">
972
<div class="memproto">
973
      <table class="memname">
974
        <tr>
975
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a801fbb1ae4c2812332242ce5d746cf36">DAT_O</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
976
        </tr>
977
      </table>
978
</div>
979
<div class="memdoc">
980
 
981
<p><p>WISHBONE Master Data Output </p>
982
 </p>
983
 
984
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00412">412</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
985
 
986
</div>
987
</div>
988
<a class="anchor" id="a8ce376b6468188948a66dd3090b82303"></a><!-- doxytag: member="ao68000::Dn_address" ref="a8ce376b6468188948a66dd3090b82303" args="wire[2:0]" -->
989
<div class="memitem">
990
<div class="memproto">
991
      <table class="memname">
992
        <tr>
993
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a8ce376b6468188948a66dd3090b82303">Dn_address</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[2:0]]</code></td>
994
        </tr>
995
      </table>
996
</div>
997
<div class="memdoc">
998
 
999
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00474">474</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1000
 
1001
</div>
1002
</div>
1003
<a class="anchor" id="a88e0be4d7a8d7765fd81d2c7ecec034c"></a><!-- doxytag: member="ao68000::ir" ref="a88e0be4d7a8d7765fd81d2c7ecec034c" args="wire[15:0]" -->
1004
<div class="memitem">
1005
<div class="memproto">
1006
      <table class="memname">
1007
        <tr>
1008
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a88e0be4d7a8d7765fd81d2c7ecec034c">ir</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[15:0]]</code></td>
1009
        </tr>
1010
      </table>
1011
</div>
1012
<div class="memdoc">
1013
 
1014
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00475">475</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1015
 
1016
</div>
1017
</div>
1018
<a class="anchor" id="a986f73747582af0c6343b171a856a806"></a><!-- doxytag: member="ao68000::decoder_micropc" ref="a986f73747582af0c6343b171a856a806" args="wire[8:0]" -->
1019
<div class="memitem">
1020
<div class="memproto">
1021
      <table class="memname">
1022
        <tr>
1023
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a986f73747582af0c6343b171a856a806">decoder_micropc</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[8:0]]</code></td>
1024
        </tr>
1025
      </table>
1026
</div>
1027
<div class="memdoc">
1028
 
1029
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00476">476</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1030
 
1031
</div>
1032
</div>
1033 13 alfik
<a class="anchor" id="ad3946c0f11e87469fdc3601692a49317"></a><!-- doxytag: member="ao68000::alu_signal" ref="ad3946c0f11e87469fdc3601692a49317" args="wire" -->
1034 12 alfik
<div class="memitem">
1035
<div class="memproto">
1036
      <table class="memname">
1037
        <tr>
1038 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ad3946c0f11e87469fdc3601692a49317">alu_signal</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
1039 12 alfik
        </tr>
1040
      </table>
1041
</div>
1042
<div class="memdoc">
1043
 
1044
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00477">477</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1045
 
1046
</div>
1047
</div>
1048 13 alfik
<a class="anchor" id="abc430119a2bec27890ed3564ab72ffc3"></a><!-- doxytag: member="ao68000::alu_mult_div_ready" ref="abc430119a2bec27890ed3564ab72ffc3" args="wire" -->
1049 12 alfik
<div class="memitem">
1050
<div class="memproto">
1051
      <table class="memname">
1052
        <tr>
1053 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#abc430119a2bec27890ed3564ab72ffc3">alu_mult_div_ready</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
1054 12 alfik
        </tr>
1055
      </table>
1056
</div>
1057
<div class="memdoc">
1058
 
1059
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00478">478</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1060
 
1061
</div>
1062
</div>
1063 13 alfik
<a class="anchor" id="ae69df823449aa74618aaf7f853d3f11e"></a><!-- doxytag: member="ao68000::load_ea" ref="ae69df823449aa74618aaf7f853d3f11e" args="wire[8:0]" -->
1064 12 alfik
<div class="memitem">
1065
<div class="memproto">
1066
      <table class="memname">
1067
        <tr>
1068 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ae69df823449aa74618aaf7f853d3f11e">load_ea</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[8:0]]</code></td>
1069 12 alfik
        </tr>
1070
      </table>
1071
</div>
1072
<div class="memdoc">
1073
 
1074
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00479">479</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1075
 
1076
</div>
1077
</div>
1078 13 alfik
<a class="anchor" id="a58cd92d0477a981c2008bd90817becc9"></a><!-- doxytag: member="ao68000::perform_ea_read" ref="a58cd92d0477a981c2008bd90817becc9" args="wire[8:0]" -->
1079 12 alfik
<div class="memitem">
1080
<div class="memproto">
1081
      <table class="memname">
1082
        <tr>
1083 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a58cd92d0477a981c2008bd90817becc9">perform_ea_read</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[8:0]]</code></td>
1084 12 alfik
        </tr>
1085
      </table>
1086
</div>
1087
<div class="memdoc">
1088
 
1089
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00480">480</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1090
 
1091
</div>
1092
</div>
1093 13 alfik
<a class="anchor" id="ab422cb8cd23d482adfd2aa9caa9761c5"></a><!-- doxytag: member="ao68000::perform_ea_write" ref="ab422cb8cd23d482adfd2aa9caa9761c5" args="wire[8:0]" -->
1094 12 alfik
<div class="memitem">
1095
<div class="memproto">
1096
      <table class="memname">
1097
        <tr>
1098 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ab422cb8cd23d482adfd2aa9caa9761c5">perform_ea_write</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[8:0]]</code></td>
1099 12 alfik
        </tr>
1100
      </table>
1101
</div>
1102
<div class="memdoc">
1103
 
1104
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00481">481</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1105
 
1106
</div>
1107
</div>
1108 13 alfik
<a class="anchor" id="a09f55857356fd236f8350946112ea688"></a><!-- doxytag: member="ao68000::save_ea" ref="a09f55857356fd236f8350946112ea688" args="wire[8:0]" -->
1109 12 alfik
<div class="memitem">
1110
<div class="memproto">
1111
      <table class="memname">
1112
        <tr>
1113 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a09f55857356fd236f8350946112ea688">save_ea</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[8:0]]</code></td>
1114 12 alfik
        </tr>
1115
      </table>
1116
</div>
1117
<div class="memdoc">
1118
 
1119
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00482">482</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1120
 
1121
</div>
1122
</div>
1123 13 alfik
<a class="anchor" id="a3cb489d55f80adb5d4cafd9f9f4679be"></a><!-- doxytag: member="ao68000::trace_flag" ref="a3cb489d55f80adb5d4cafd9f9f4679be" args="wire" -->
1124 12 alfik
<div class="memitem">
1125
<div class="memproto">
1126
      <table class="memname">
1127
        <tr>
1128 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a3cb489d55f80adb5d4cafd9f9f4679be">trace_flag</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
1129 12 alfik
        </tr>
1130
      </table>
1131
</div>
1132
<div class="memdoc">
1133
 
1134
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00483">483</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1135
 
1136
</div>
1137
</div>
1138
<a class="anchor" id="abffdd6f5cefb3be32b6db5bfc6b56442"></a><!-- doxytag: member="ao68000::DAT_I" ref="abffdd6f5cefb3be32b6db5bfc6b56442" args="" -->
1139
<div class="memitem">
1140
<div class="memproto">
1141
      <table class="memname">
1142
        <tr>
1143
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#abffdd6f5cefb3be32b6db5bfc6b56442">DAT_I</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
1144
        </tr>
1145
      </table>
1146
</div>
1147
<div class="memdoc">
1148
 
1149
<p><p>WISHBONE Master Data Input </p>
1150
 </p>
1151
 
1152
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00413">413</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1153
 
1154
</div>
1155
</div>
1156 13 alfik
<a class="anchor" id="abf4182c32ee4bc817caa8b5d6772ab7a"></a><!-- doxytag: member="ao68000::group_0_flag" ref="abf4182c32ee4bc817caa8b5d6772ab7a" args="wire" -->
1157 12 alfik
<div class="memitem">
1158
<div class="memproto">
1159
      <table class="memname">
1160
        <tr>
1161 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#abf4182c32ee4bc817caa8b5d6772ab7a">group_0_flag</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
1162 12 alfik
        </tr>
1163
      </table>
1164
</div>
1165
<div class="memdoc">
1166
 
1167
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00484">484</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1168
 
1169
</div>
1170
</div>
1171 13 alfik
<a class="anchor" id="aa7e62464a0cd6d4d476939a4ddcb7cb0"></a><!-- doxytag: member="ao68000::stop_flag" ref="aa7e62464a0cd6d4d476939a4ddcb7cb0" args="wire" -->
1172 12 alfik
<div class="memitem">
1173
<div class="memproto">
1174
      <table class="memname">
1175
        <tr>
1176 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#aa7e62464a0cd6d4d476939a4ddcb7cb0">stop_flag</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
1177 12 alfik
        </tr>
1178
      </table>
1179
</div>
1180
<div class="memdoc">
1181
 
1182
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00485">485</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1183
 
1184
</div>
1185
</div>
1186 13 alfik
<a class="anchor" id="ace8aff52b8f30690429b9936f07c97a0"></a><!-- doxytag: member="ao68000::micro_pc" ref="ace8aff52b8f30690429b9936f07c97a0" args="wire[8:0]" -->
1187 12 alfik
<div class="memitem">
1188
<div class="memproto">
1189
      <table class="memname">
1190
        <tr>
1191 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ace8aff52b8f30690429b9936f07c97a0">micro_pc</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[8:0]]</code></td>
1192 12 alfik
        </tr>
1193
      </table>
1194
</div>
1195
<div class="memdoc">
1196
 
1197
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00486">486</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1198
 
1199
</div>
1200
</div>
1201 13 alfik
<a class="anchor" id="a2ce08034a6163ba919bc8671ab418925"></a><!-- doxytag: member="ao68000::operand1" ref="a2ce08034a6163ba919bc8671ab418925" args="wire[31:0]" -->
1202 12 alfik
<div class="memitem">
1203
<div class="memproto">
1204
      <table class="memname">
1205
        <tr>
1206 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a2ce08034a6163ba919bc8671ab418925">operand1</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
1207 12 alfik
        </tr>
1208
      </table>
1209
</div>
1210
<div class="memdoc">
1211
 
1212
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00487">487</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1213
 
1214
</div>
1215
</div>
1216 13 alfik
<a class="anchor" id="abba9faff9213088a72a8ec33a43e7b88"></a><!-- doxytag: member="ao68000::operand2" ref="abba9faff9213088a72a8ec33a43e7b88" args="wire[31:0]" -->
1217 12 alfik
<div class="memitem">
1218
<div class="memproto">
1219
      <table class="memname">
1220
        <tr>
1221 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#abba9faff9213088a72a8ec33a43e7b88">operand2</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
1222 12 alfik
        </tr>
1223
      </table>
1224
</div>
1225
<div class="memdoc">
1226
 
1227
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00488">488</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1228
 
1229
</div>
1230
</div>
1231 13 alfik
<a class="anchor" id="a01988743194f85b63333d073c7fe68f7"></a><!-- doxytag: member="ao68000::movem_loop" ref="a01988743194f85b63333d073c7fe68f7" args="wire[4:0]" -->
1232 12 alfik
<div class="memitem">
1233
<div class="memproto">
1234
      <table class="memname">
1235
        <tr>
1236 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a01988743194f85b63333d073c7fe68f7">movem_loop</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[4:0]]</code></td>
1237 12 alfik
        </tr>
1238
      </table>
1239
</div>
1240
<div class="memdoc">
1241
 
1242
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00489">489</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1243
 
1244
</div>
1245
</div>
1246 13 alfik
<a class="anchor" id="a280d638b17d688517b637ad90d6df376"></a><!-- doxytag: member="ao68000::movem_reg" ref="a280d638b17d688517b637ad90d6df376" args="wire[15:0]" -->
1247 12 alfik
<div class="memitem">
1248
<div class="memproto">
1249
      <table class="memname">
1250
        <tr>
1251 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a280d638b17d688517b637ad90d6df376">movem_reg</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[15:0]]</code></td>
1252 12 alfik
        </tr>
1253
      </table>
1254
</div>
1255
<div class="memdoc">
1256
 
1257
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00490">490</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1258
 
1259
</div>
1260
</div>
1261 13 alfik
<a class="anchor" id="a83b2f86d57930b08a8db6e9b8410837f"></a><!-- doxytag: member="ao68000::condition" ref="a83b2f86d57930b08a8db6e9b8410837f" args="wire" -->
1262 12 alfik
<div class="memitem">
1263
<div class="memproto">
1264
      <table class="memname">
1265
        <tr>
1266 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a83b2f86d57930b08a8db6e9b8410837f">condition</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
1267 12 alfik
        </tr>
1268
      </table>
1269
</div>
1270
<div class="memdoc">
1271
 
1272
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00491">491</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1273
 
1274
</div>
1275
</div>
1276 13 alfik
<a class="anchor" id="ae4e21fd281172d5e74e527236b1519f2"></a><!-- doxytag: member="ao68000::micro_data" ref="ae4e21fd281172d5e74e527236b1519f2" args="wire[87:0]" -->
1277 12 alfik
<div class="memitem">
1278
<div class="memproto">
1279
      <table class="memname">
1280
        <tr>
1281 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ae4e21fd281172d5e74e527236b1519f2">micro_data</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[87:0]]</code></td>
1282 12 alfik
        </tr>
1283
      </table>
1284
</div>
1285
<div class="memdoc">
1286
 
1287
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00492">492</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1288
 
1289
</div>
1290
</div>
1291 13 alfik
<a class="anchor" id="ae552c0d79d4e728a385243f7339c4090"></a><!-- doxytag: member="ao68000::fault_address_state" ref="ae552c0d79d4e728a385243f7339c4090" args="wire[31:0]" -->
1292 12 alfik
<div class="memitem">
1293
<div class="memproto">
1294
      <table class="memname">
1295
        <tr>
1296 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ae552c0d79d4e728a385243f7339c4090">fault_address_state</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[31:0]]</code></td>
1297 12 alfik
        </tr>
1298
      </table>
1299
</div>
1300
<div class="memdoc">
1301
 
1302
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00493">493</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1303
 
1304
</div>
1305
</div>
1306
<a class="anchor" id="ae636550dd8481fd101623d0c665e894c"></a><!-- doxytag: member="ao68000::SEL_O" ref="ae636550dd8481fd101623d0c665e894c" args="" -->
1307
<div class="memitem">
1308
<div class="memproto">
1309
      <table class="memname">
1310
        <tr>
1311
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ae636550dd8481fd101623d0c665e894c">SEL_O</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
1312
        </tr>
1313
      </table>
1314
</div>
1315
<div class="memdoc">
1316
 
1317
<p><p>WISHBONE Master Byte Select </p>
1318
 </p>
1319
 
1320
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00414">414</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1321
 
1322
</div>
1323
</div>
1324 13 alfik
<a class="anchor" id="a71903694d8425f743a2f6e753a7e2e89"></a><!-- doxytag: member="ao68000::pc_change" ref="a71903694d8425f743a2f6e753a7e2e89" args="wire[1:0]" -->
1325 12 alfik
<div class="memitem">
1326
<div class="memproto">
1327
      <table class="memname">
1328
        <tr>
1329 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a71903694d8425f743a2f6e753a7e2e89">pc_change</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[1:0]]</code></td>
1330 12 alfik
        </tr>
1331
      </table>
1332
</div>
1333
<div class="memdoc">
1334
 
1335
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00494">494</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1336
 
1337
</div>
1338
</div>
1339 13 alfik
<a class="anchor" id="aeb25637923460dddbd88804a217e5ce5"></a><!-- doxytag: member="ao68000::prefetch_ir_valid_32" ref="aeb25637923460dddbd88804a217e5ce5" args="wire" -->
1340 12 alfik
<div class="memitem">
1341
<div class="memproto">
1342
      <table class="memname">
1343
        <tr>
1344 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#aeb25637923460dddbd88804a217e5ce5">prefetch_ir_valid_32</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
1345 12 alfik
        </tr>
1346
      </table>
1347
</div>
1348
<div class="memdoc">
1349
 
1350
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00495">495</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1351
 
1352
</div>
1353
</div>
1354 13 alfik
<a class="anchor" id="a7e1ce5d495efd402ecaac1127691254b"></a><!-- doxytag: member="ao68000::ea_type" ref="a7e1ce5d495efd402ecaac1127691254b" args="wire[3:0]" -->
1355 12 alfik
<div class="memitem">
1356
<div class="memproto">
1357
      <table class="memname">
1358
        <tr>
1359 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a7e1ce5d495efd402ecaac1127691254b">ea_type</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[3:0]]</code></td>
1360 12 alfik
        </tr>
1361
      </table>
1362
</div>
1363
<div class="memdoc">
1364
 
1365
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00496">496</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1366
 
1367
</div>
1368
</div>
1369 13 alfik
<a class="anchor" id="abe4582e421ebfc379fc3e26b925783fa"></a><!-- doxytag: member="ao68000::ea_mod" ref="abe4582e421ebfc379fc3e26b925783fa" args="wire[2:0]" -->
1370 12 alfik
<div class="memitem">
1371
<div class="memproto">
1372
      <table class="memname">
1373
        <tr>
1374 13 alfik
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#abe4582e421ebfc379fc3e26b925783fa">ea_mod</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[2:0]]</code></td>
1375 12 alfik
        </tr>
1376
      </table>
1377
</div>
1378
<div class="memdoc">
1379
 
1380
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00497">497</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1381
 
1382
</div>
1383
</div>
1384 13 alfik
<a class="anchor" id="a127110f55f7a36e476471f8860abc860"></a><!-- doxytag: member="ao68000::ea_reg" ref="a127110f55f7a36e476471f8860abc860" args="wire[2:0]" -->
1385
<div class="memitem">
1386
<div class="memproto">
1387
      <table class="memname">
1388
        <tr>
1389
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a127110f55f7a36e476471f8860abc860">ea_reg</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[2:0]]</code></td>
1390
        </tr>
1391
      </table>
1392
</div>
1393
<div class="memdoc">
1394
 
1395
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00498">498</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1396
 
1397
</div>
1398
</div>
1399 16 alfik
<a class="anchor" id="a3e5b96a27d6416089864cf873b6099d2"></a><!-- doxytag: member="ao68000::decoder_alu" ref="a3e5b96a27d6416089864cf873b6099d2" args="wire[17:0]" -->
1400
<div class="memitem">
1401
<div class="memproto">
1402
      <table class="memname">
1403
        <tr>
1404
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a3e5b96a27d6416089864cf873b6099d2">decoder_alu</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[17:0]]</code></td>
1405
        </tr>
1406
      </table>
1407
</div>
1408
<div class="memdoc">
1409
 
1410
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00499">499</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1411
 
1412
</div>
1413
</div>
1414
<a class="anchor" id="af8572caa0f68ae84d7415194299db547"></a><!-- doxytag: member="ao68000::decoder_alu_reg" ref="af8572caa0f68ae84d7415194299db547" args="wire[17:0]" -->
1415
<div class="memitem">
1416
<div class="memproto">
1417
      <table class="memname">
1418
        <tr>
1419
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#af8572caa0f68ae84d7415194299db547">decoder_alu_reg</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire[17:0]]</code></td>
1420
        </tr>
1421
      </table>
1422
</div>
1423
<div class="memdoc">
1424
 
1425
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00500">500</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1426
 
1427
</div>
1428
</div>
1429 12 alfik
<a class="anchor" id="a0e045730861ed97d585a192fcbbfd8a5"></a><!-- doxytag: member="ao68000::STB_O" ref="a0e045730861ed97d585a192fcbbfd8a5" args="" -->
1430
<div class="memitem">
1431
<div class="memproto">
1432
      <table class="memname">
1433
        <tr>
1434
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a0e045730861ed97d585a192fcbbfd8a5">STB_O</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
1435
        </tr>
1436
      </table>
1437
</div>
1438
<div class="memdoc">
1439
 
1440
<p><p>WISHBONE Master Strobe Output </p>
1441
 </p>
1442
 
1443
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00415">415</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1444
 
1445
</div>
1446
</div>
1447
<a class="anchor" id="a6cd0052d2c68597331280fe500366be4"></a><!-- doxytag: member="ao68000::WE_O" ref="a6cd0052d2c68597331280fe500366be4" args="" -->
1448
<div class="memitem">
1449
<div class="memproto">
1450
      <table class="memname">
1451
        <tr>
1452
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a6cd0052d2c68597331280fe500366be4">WE_O</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
1453
        </tr>
1454
      </table>
1455
</div>
1456
<div class="memdoc">
1457
 
1458
<p><p>WISHBONE Master Write Enable Output </p>
1459
 </p>
1460
 
1461
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00416">416</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1462
 
1463
</div>
1464
</div>
1465
<a class="anchor" id="a818ab80622c2364eb33814a5ef1f33ba"></a><!-- doxytag: member="ao68000::ACK_I" ref="a818ab80622c2364eb33814a5ef1f33ba" args="" -->
1466
<div class="memitem">
1467
<div class="memproto">
1468
      <table class="memname">
1469
        <tr>
1470
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a818ab80622c2364eb33814a5ef1f33ba">ACK_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
1471
        </tr>
1472
      </table>
1473
</div>
1474
<div class="memdoc">
1475
 
1476
<p><p>WISHBONE Master Acknowledge Input:</p>
1477
<ul>
1478
<li>on normal cycle: acknowledge,</li>
1479
<li>on interrupt acknowledge cycle: external vector provided on DAT_I[7:0]. </li>
1480
</ul>
1481
 </p>
1482
 
1483
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00418">418</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1484
 
1485
</div>
1486
</div>
1487
<a class="anchor" id="a63ee30297781426b4dd11d052490997f"></a><!-- doxytag: member="ao68000::alu" ref="a63ee30297781426b4dd11d052490997f" args="" -->
1488
<div class="memitem">
1489
<div class="memproto">
1490
      <table class="memname">
1491
        <tr>
1492
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a63ee30297781426b4dd11d052490997f">alu</a></span> <b><span class="vhdlchar">alu_m</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Module Instance]</code></td>
1493
        </tr>
1494
      </table>
1495
</div>
1496
<div class="memdoc">
1497
 
1498 16 alfik
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00679">679</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1499 12 alfik
 
1500
</div>
1501
</div>
1502
<a class="anchor" id="a2c34e1b84d9fe30c49c5c814be3dc392"></a><!-- doxytag: member="ao68000::bus_control" ref="a2c34e1b84d9fe30c49c5c814be3dc392" args="" -->
1503
<div class="memitem">
1504
<div class="memproto">
1505
      <table class="memname">
1506
        <tr>
1507
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a2c34e1b84d9fe30c49c5c814be3dc392">bus_control</a></span> <b><span class="vhdlchar">bus_control_m</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Module Instance]</code></td>
1508
        </tr>
1509
      </table>
1510
</div>
1511
<div class="memdoc">
1512
 
1513 16 alfik
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00502">502</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1514 12 alfik
 
1515
</div>
1516
</div>
1517
<a class="anchor" id="a30446f4f602b6185a7ed25e5aa8e470e"></a><!-- doxytag: member="ao68000::condition" ref="a30446f4f602b6185a7ed25e5aa8e470e" args="" -->
1518
<div class="memitem">
1519
<div class="memproto">
1520
      <table class="memname">
1521
        <tr>
1522
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a30446f4f602b6185a7ed25e5aa8e470e">condition</a></span> <b><span class="vhdlchar">condition_m</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Module Instance]</code></td>
1523
        </tr>
1524
      </table>
1525
</div>
1526
<div class="memdoc">
1527
 
1528 16 alfik
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00673">673</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1529 12 alfik
 
1530
</div>
1531
</div>
1532
<a class="anchor" id="a6f5a57c27d91cf2c4092c71adf13ae81"></a><!-- doxytag: member="ao68000::decoder" ref="a6f5a57c27d91cf2c4092c71adf13ae81" args="" -->
1533
<div class="memitem">
1534
<div class="memproto">
1535
      <table class="memname">
1536
        <tr>
1537
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a6f5a57c27d91cf2c4092c71adf13ae81">decoder</a></span> <b><span class="vhdlchar">decoder_m</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Module Instance]</code></td>
1538
        </tr>
1539
      </table>
1540
</div>
1541
<div class="memdoc">
1542
 
1543 16 alfik
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00654">654</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1544 12 alfik
 
1545
</div>
1546
</div>
1547
<a class="anchor" id="ab85a25c3b08b1de81856944a16fafd5d"></a><!-- doxytag: member="ao68000::memory_registers" ref="ab85a25c3b08b1de81856944a16fafd5d" args="" -->
1548
<div class="memitem">
1549
<div class="memproto">
1550
      <table class="memname">
1551
        <tr>
1552
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ab85a25c3b08b1de81856944a16fafd5d">memory_registers</a></span> <b><span class="vhdlchar">memory_registers_m</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Module Instance]</code></td>
1553
        </tr>
1554
      </table>
1555
</div>
1556
<div class="memdoc">
1557
 
1558 16 alfik
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00637">637</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1559 12 alfik
 
1560
</div>
1561
</div>
1562
<a class="anchor" id="a753de474d4bdb41b494fed2539290cc4"></a><!-- doxytag: member="ao68000::microcode_branch" ref="a753de474d4bdb41b494fed2539290cc4" args="" -->
1563
<div class="memitem">
1564
<div class="memproto">
1565
      <table class="memname">
1566
        <tr>
1567
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#a753de474d4bdb41b494fed2539290cc4">microcode_branch</a></span> <b><span class="vhdlchar">microcode_branch_m</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Module Instance]</code></td>
1568
        </tr>
1569
      </table>
1570
</div>
1571
<div class="memdoc">
1572
 
1573 16 alfik
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00696">696</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1574 12 alfik
 
1575
</div>
1576
</div>
1577
<a class="anchor" id="ad82deea9ab15d2e02890df123ad51fd9"></a><!-- doxytag: member="ao68000::registers" ref="ad82deea9ab15d2e02890df123ad51fd9" args="" -->
1578
<div class="memitem">
1579
<div class="memproto">
1580
      <table class="memname">
1581
        <tr>
1582
          <td class="memname"><span class="stringliteral"><a class="el" href="classao68000.html#ad82deea9ab15d2e02890df123ad51fd9">registers</a></span> <b><span class="vhdlchar">registers_m</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Module Instance]</code></td>
1583
        </tr>
1584
      </table>
1585
</div>
1586
<div class="memdoc">
1587
 
1588 16 alfik
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l00554">554</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
1589 12 alfik
 
1590
</div>
1591
</div>
1592
<hr/>The documentation for this class was generated from the following file:<ul>
1593
<li><a class="el" href="ao68000_8v_source.html">ao68000.v</a></li>
1594
</ul>
1595
</div>
1596 16 alfik
<hr class="footer"/><address class="footer"><small>Generated on Sat Jan 15 2011 22:20:15 for ao68000 by&#160;
1597 12 alfik
<a href="http://www.doxygen.org/index.html">
1598
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
1599
</body>
1600
</html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.