1 |
12 |
alfik |
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
|
2 |
|
|
<html xmlns="http://www.w3.org/1999/xhtml">
|
3 |
|
|
<head>
|
4 |
|
|
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
|
5 |
|
|
<title>ao68000: Member List</title>
|
6 |
|
|
<link href="tabs.css" rel="stylesheet" type="text/css"/>
|
7 |
|
|
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
|
8 |
|
|
</head>
|
9 |
|
|
<body>
|
10 |
|
|
<!-- Generated by Doxygen 1.7.2 -->
|
11 |
|
|
<div class="navigation" id="top">
|
12 |
|
|
<div class="tabs">
|
13 |
|
|
<ul class="tablist">
|
14 |
|
|
<li><a href="index.html"><span>Main Page</span></a></li>
|
15 |
|
|
<li><a href="modules.html"><span>Modules</span></a></li>
|
16 |
|
|
<li class="current"><a href="annotated.html"><span>Design Unit List</span></a></li>
|
17 |
|
|
<li><a href="files.html"><span>Files</span></a></li>
|
18 |
|
|
</ul>
|
19 |
|
|
</div>
|
20 |
|
|
<div class="tabs2">
|
21 |
|
|
<ul class="tablist">
|
22 |
|
|
<li><a href="annotated.html"><span>Class List</span></a></li>
|
23 |
|
|
<li><a href="hierarchy.html"><span>Design Unit Hierarchy</span></a></li>
|
24 |
|
|
<li><a href="functions.html"><span>Design Unit Members</span></a></li>
|
25 |
|
|
</ul>
|
26 |
|
|
</div>
|
27 |
|
|
</div>
|
28 |
|
|
<div class="header">
|
29 |
|
|
<div class="headertitle">
|
30 |
|
|
<h1>memory_registers Member List</h1> </div>
|
31 |
|
|
</div>
|
32 |
|
|
<div class="contents">
|
33 |
|
|
This is the complete list of members for <a class="el" href="classmemory__registers.html">memory_registers</a>, including all inherited members.<table>
|
34 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a530f92fc2ad12c95eaaf9975ce66328d">clock</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Input]</code></td></tr>
|
35 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a59a623e9fc522a0198461d262518b47d">reset_n</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Input]</code></td></tr>
|
36 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a8174a0e183d6dd13598deb339666b7d0">An_address</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Input]</code></td></tr>
|
37 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a7501990dea3a36c15ab84759b7da292f">An_input</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Input]</code></td></tr>
|
38 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a20bd5b67a680ceba6b956beb9fb15d53">An_write_enable</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Input]</code></td></tr>
|
39 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a37b7137181cefe7ef1383b5978e6b62e">An_output</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Output]</code></td></tr>
|
40 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#ae304b6533d7652732511e719aeb898f6">usp</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Output]</code></td></tr>
|
41 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a372678f9a4b4a1af40aee2ec0f5df2e7">Dn_address</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Input]</code></td></tr>
|
42 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a110868019add533d8fe706364e05eac6">Dn_input</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Input]</code></td></tr>
|
43 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#af79f52c0c27beb855e979b6c98f5f116">Dn_write_enable</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Input]</code></td></tr>
|
44 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a18f2a2d414fc31a8f91c0de1b2bfe2f4">Dn_size</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Input]</code></td></tr>
|
45 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a6956b38010744862b4e3666f9e544dbe">Dn_output</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Output]</code></td></tr>
|
46 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a7e81aeac5571c0bebedbfaad6af7f1e3">micro_pc</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Input]</code></td></tr>
|
47 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#ad622bf153bdda61958b631dc6c25b033">micro_data</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Output]</code></td></tr>
|
48 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a7a4f8a1e17b638ec960a63d0713de22d">An_ram_write_enable</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Signal]</code></td></tr>
|
49 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a454bafa8d74c3f699f05155e2c786b64">An_ram_output</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Signal]</code></td></tr>
|
50 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#ad26e10bd26667b9f780823058dacda1f">dn_byteena</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Signal]</code></td></tr>
|
51 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a892186b1bfe856b1ddaf1d8b3a448f50">altsyncram</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Module Instance]</code></td></tr>
|
52 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a5b0f1fb5a259a06899ac6ac3b52835e0">altsyncram</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Module Instance]</code></td></tr>
|
53 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#afc54073a43b749eb1f1376c4b31cd1e3">altsyncram</a></td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Module Instance]</code></td></tr>
|
54 |
|
|
<tr class="memlist"><td><a class="el" href="classmemory__registers.html#a09281e3224878c570c81844785844fe0">ALWAYS_29</a>clock, reset_n</td><td><a class="el" href="classmemory__registers.html">memory_registers</a></td><td><code> [Always Construct]</code></td></tr>
|
55 |
|
|
</table></div>
|
56 |
|
|
<hr class="footer"/><address class="footer"><small>Generated on Sat Dec 11 2010 13:21:13 for ao68000 by 
|
57 |
|
|
<a href="http://www.doxygen.org/index.html">
|
58 |
|
|
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
|
59 |
|
|
</body>
|
60 |
|
|
</html>
|