1 |
12 |
alfik |
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
|
2 |
|
|
<html xmlns="http://www.w3.org/1999/xhtml">
|
3 |
|
|
<head>
|
4 |
|
|
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
|
5 |
|
|
<title>ao68000: registers Module Reference</title>
|
6 |
|
|
<link href="tabs.css" rel="stylesheet" type="text/css"/>
|
7 |
|
|
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
|
8 |
|
|
</head>
|
9 |
|
|
<body>
|
10 |
|
|
<!-- Generated by Doxygen 1.7.2 -->
|
11 |
|
|
<div class="navigation" id="top">
|
12 |
|
|
<div class="tabs">
|
13 |
|
|
<ul class="tablist">
|
14 |
|
|
<li><a href="index.html"><span>Main Page</span></a></li>
|
15 |
|
|
<li><a href="modules.html"><span>Modules</span></a></li>
|
16 |
|
|
<li class="current"><a href="annotated.html"><span>Design Unit List</span></a></li>
|
17 |
|
|
<li><a href="files.html"><span>Files</span></a></li>
|
18 |
|
|
</ul>
|
19 |
|
|
</div>
|
20 |
|
|
<div class="tabs2">
|
21 |
|
|
<ul class="tablist">
|
22 |
|
|
<li><a href="annotated.html"><span>Class List</span></a></li>
|
23 |
|
|
<li><a href="hierarchy.html"><span>Design Unit Hierarchy</span></a></li>
|
24 |
|
|
<li><a href="functions.html"><span>Design Unit Members</span></a></li>
|
25 |
|
|
</ul>
|
26 |
|
|
</div>
|
27 |
|
|
</div>
|
28 |
|
|
<div class="header">
|
29 |
|
|
<div class="summary">
|
30 |
|
|
<a href="#Inputs">Inputs</a> |
|
31 |
|
|
<a href="#Outputs">Outputs</a> |
|
32 |
|
|
<a href="#Signals">Signals</a> |
|
33 |
|
|
<a href="#Always Constructs">Always Constructs</a> </div>
|
34 |
|
|
<div class="headertitle">
|
35 |
|
|
<h1>registers Module Reference</h1> </div>
|
36 |
|
|
</div>
|
37 |
|
|
<div class="contents">
|
38 |
|
|
<!-- doxytag: class="registers" -->
|
39 |
|
|
<p>Microcode controlled registers.
|
40 |
|
|
<a href="#_details">More...</a></p>
|
41 |
|
|
<!-- startSectionHeader --><div class="dynheader">
|
42 |
|
|
Inheritance diagram for registers:<!-- endSectionHeader --></div>
|
43 |
|
|
<!-- startSectionSummary --><!-- endSectionSummary --><!-- startSectionContent --><div class="dyncontent">
|
44 |
|
|
<div class="center">
|
45 |
|
|
<img src="classregisters.png" usemap="#registers_map" alt=""/>
|
46 |
|
|
<map id="registers_map" name="registers_map">
|
47 |
|
|
<area href="classao68000.html" alt="ao68000" shape="rect" coords="0,56,61,80"/>
|
48 |
|
|
</map>
|
49 |
|
|
</div><!-- endSectionContent --></div>
|
50 |
|
|
|
51 |
|
|
<p><a href="classregisters-members.html">List of all members.</a></p>
|
52 |
|
|
<table class="memberdecls">
|
53 |
|
|
<tr><td colspan="2"><h2><a name="Always Constructs"></a>
|
54 |
|
|
Always Constructs</h2></td></tr>
|
55 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a1634ef9b02cbeb72da694a9145e2d276">ALWAYS_2</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
56 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a160e4dadb225ac705317bf8de0c78277">ALWAYS_3</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
57 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a098bb8c5f886c173a49d1e015dd37289">ALWAYS_4</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
58 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a6fc98500064486297076cc7c8e99e16f">ALWAYS_5</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
59 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#aa536be1ed88148e7c828c0183e8a0757">ALWAYS_6</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
60 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a8fa9503b229756474eafc4b087aa6511">ALWAYS_7</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
61 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#ae6143c84411ad159cbe1662f3909e726">ALWAYS_8</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
62 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#ae04888e60d745f9f64ca5c52d0969adb">ALWAYS_9</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
63 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a7943ebd2393533b177f2cc9471614403">ALWAYS_10</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
64 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a57a4884a23011ba445e6a69044c0b0bc">ALWAYS_11</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
65 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a84ce568fcbe169cc02a3dc5c5bdbced2">ALWAYS_12</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
66 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a5ca9e5ee3853a6c58d80397ee08dcdfb">ALWAYS_13</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
67 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a670e4db98926f8ddddaa84356173ff1a">ALWAYS_14</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
68 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a3a2e5a5ea0bbf7d06bee2afef1124393">ALWAYS_15</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
69 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a931eb6b9c3c3c002a0eea00a7f10e10f">ALWAYS_16</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
70 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a2a04a4a12e64f1ffb3ec95095716fee7">ALWAYS_17</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
71 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#af284685eb0240e8fc444c84618b1af67">ALWAYS_18</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
72 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a12d4c2e0121456bcb2b23e7444c1da06">ALWAYS_19</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
73 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#acf180186b03cdc0ad93be0efb7fa2815">ALWAYS_20</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
74 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a328ee93f9ab0ed3ebab4dc5936a7c5a0">ALWAYS_21</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
75 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#ad172a9061d9bb3653a3996dc4a74e101">ALWAYS_22</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
76 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a34326a20d0a44ce95c7da4da53005097">ALWAYS_23</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
77 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#ad881b4aebf8b3df42129f9731b6f6098">ALWAYS_24</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
78 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#aa69b93f001339d4b8ae1295a5cb215ec">ALWAYS_25</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
79 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a63d22bb9298a179653d09d6b21e6c68b">ALWAYS_26</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
80 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a66ffba6d56dd08fe7b968605c3b68465">ALWAYS_27</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
81 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#ab3c53c1dc1763e2d051eaa736e429d58">ALWAYS_28</a> </td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
|
82 |
|
|
<tr><td colspan="2"><h2><a name="Inputs"></a>
|
83 |
|
|
Inputs</h2></td></tr>
|
84 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a>  </td><td class="memItemRight" valign="bottom"></td></tr>
|
85 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>  </td><td class="memItemRight" valign="bottom"></td></tr>
|
86 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a2cb59f4dc4f24c41cfef0a6b8b436329">data_read</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
87 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">79</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
88 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#ab33d6467e15ac43533ec85ce0a415728">prefetch_ir_valid</a>  </td><td class="memItemRight" valign="bottom"></td></tr>
|
89 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#af76c7058bd2ba77c8a9cd4074b4d92fe">result</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
90 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a04468801b885f038c92b0ee50333211b">sr</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">15</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
91 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a0d605330d046bd582018fdd2f95ccf5d">rw_state</a>  </td><td class="memItemRight" valign="bottom"></td></tr>
|
92 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#ab5950a77edc9f30acfdcbb2793ea3abe">fc_state</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
93 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a9a6c98f3a53d7a53b5a2ed205a5789c8">fault_address_state</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
94 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a1fb6236fc07656a957a681e03343f6bd">interrupt_trap</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
95 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a6b895ffcc69247ac0dcc58abacbc81f4">interrupt_mask</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
96 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a5574f1d93aa235a8689460bc7296660c">decoder_trap</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
97 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#acea50ba3529b797915b627a4fa6c56a2">usp</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
98 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a42abaa23fdc05dbcc1504ebeb5bb4781">Dn_output</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
99 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#aa34fa55df606bcec8511663b60a93d42">An_output</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
100 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a7a66bee9bc95f92d2211d044b589b9b0">ea_reg_control</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
101 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#adb643217cd5c1c12778c817517169870">ea_mod_control</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
102 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a605a7dfaae3581fad653d542840f8179">ea_type_control</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
103 |
|
|
<tr><td colspan="2"><h2><a name="Outputs"></a>
|
104 |
|
|
Outputs</h2></td></tr>
|
105 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a7d153efb5ed7a175f896f7bb8d226e87">pc_change</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">1</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
106 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a0d84a593d99e7a218cccfd4c155f79ac">ea_reg</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
107 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
108 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#a52779583c8408fe4851b89388460075e">ea_type</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
109 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a>  </td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> </td></tr>
|
110 |
|
|
<tr><td colspan="2"><h2><a name="Signals"></a>
|
111 |
|
|
Signals</h2></td></tr>
|
112 |
|
|
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td><td class="memItemRight" valign="bottom"><a class="el" href="classregisters.html#a2361369758b9b470379b176d5016e643">pc_valid</a> </td></tr>
|
113 |
|
|
</table>
|
114 |
|
|
<hr/><a name="_details"></a><h2>Detailed Description</h2>
|
115 |
|
|
<p>Microcode controlled registers. </p>
|
116 |
|
|
<p>Most of the <a class="el" href="classao68000.html" title="ao68000 top level module.">ao68000</a> IP core registers are located in this module. At every clock cycle the microcode controls what to save into these registers. Some of the more important registers include:</p>
|
117 |
|
|
<ul>
|
118 |
|
|
<li>operand1, operand2 registers are inputs to the ALU,</li>
|
119 |
|
|
<li>address, size, do_read_flag, do_write_flag, do_interrupt_flag registers tell the <a class="el" href="classbus__control.html" title="Initiate WISHBONE MASTER bus cycles.">bus_control</a> module what kind of bus cycle to perform,</li>
|
120 |
|
|
<li>pc register stores the current program counter,</li>
|
121 |
|
|
<li>ir register stores the current instruction word,</li>
|
122 |
|
|
<li>ea_mod, ea_type registers store the currently selected addressing mode. </li>
|
123 |
|
|
</ul>
|
124 |
|
|
|
125 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01617">1617</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
126 |
|
|
<hr/><h2>Member Function Documentation</h2>
|
127 |
|
|
<a class="anchor" id="a7943ebd2393533b177f2cc9471614403"></a><!-- doxytag: member="registers::ALWAYS_10" ref="a7943ebd2393533b177f2cc9471614403" args="clock, reset_n" -->
|
128 |
|
|
<div class="memitem">
|
129 |
|
|
<div class="memproto">
|
130 |
|
|
<table class="memname">
|
131 |
|
|
<tr>
|
132 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_10 <td></td>
|
133 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
134 |
|
|
</tr>
|
135 |
|
|
<tr>
|
136 |
|
|
<td class="paramkey"></td>
|
137 |
|
|
<td></td>
|
138 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
139 |
|
|
</tr>
|
140 |
|
|
<code> [Always Construct]</code></td>
|
141 |
|
|
</tr>
|
142 |
|
|
</table>
|
143 |
|
|
</div>
|
144 |
|
|
<div class="memdoc">
|
145 |
|
|
|
146 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01875">1875</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
147 |
|
|
<div class="fragment"><pre class="fragment">
|
148 |
|
|
<a name="l01875"></a>01875 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
149 |
|
|
<a name="l01876"></a>01876 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">address_type</span> <= <span class="vhdllogic">1'b0</span>;
|
150 |
|
|
<a name="l01877"></a>01877 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">address_control</span> == <a class="code" href="ao68000_8v.html#aa7a6ef5c21bbbf8a3c5a0437bdda3c85">`ADDRESS_FROM_PC_INDEX_OFFSET</a><span class="vhdlchar"></span>) <span class="vhdlchar">address_type</span> <= <span class="vhdllogic">1'b1</span>;
|
151 |
|
|
<a name="l01878"></a>01878 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">address_control</span> != <a class="code" href="ao68000_8v.html#a3f7506465d358bddd4692916e422237d">`ADDRESS_IDLE</a><span class="vhdlchar"></span>) <span class="vhdlchar">address_type</span> <= <span class="vhdllogic">1'b0</span>;
|
152 |
|
|
<a name="l01879"></a>01879 <span class="vhdlkeyword">end</span>
|
153 |
|
|
</pre></div>
|
154 |
|
|
</div>
|
155 |
|
|
</div>
|
156 |
|
|
<a class="anchor" id="a57a4884a23011ba445e6a69044c0b0bc"></a><!-- doxytag: member="registers::ALWAYS_11" ref="a57a4884a23011ba445e6a69044c0b0bc" args="clock, reset_n" -->
|
157 |
|
|
<div class="memitem">
|
158 |
|
|
<div class="memproto">
|
159 |
|
|
<table class="memname">
|
160 |
|
|
<tr>
|
161 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_11 <td></td>
|
162 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
163 |
|
|
</tr>
|
164 |
|
|
<tr>
|
165 |
|
|
<td class="paramkey"></td>
|
166 |
|
|
<td></td>
|
167 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
168 |
|
|
</tr>
|
169 |
|
|
<code> [Always Construct]</code></td>
|
170 |
|
|
</tr>
|
171 |
|
|
</table>
|
172 |
|
|
</div>
|
173 |
|
|
<div class="memdoc">
|
174 |
|
|
|
175 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01881">1881</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
176 |
|
|
<div class="fragment"><pre class="fragment">
|
177 |
|
|
<a name="l01881"></a>01881 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
178 |
|
|
<a name="l01882"></a>01882 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">movem_modreg</span> <= <span class="vhdllogic">6'b0</span>;
|
179 |
|
|
<a name="l01883"></a>01883 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">movem_modreg_control</span> == <a class="code" href="ao68000_8v.html#a59e6a074af6fbcf3490ecdb2d277e452">`MOVEM_MODREG_LOAD_0</a><span class="vhdlchar"></span>) <span class="vhdlchar">movem_modreg</span> <= <span class="vhdllogic">6'b0</span>;
|
180 |
|
|
<a name="l01884"></a>01884 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">movem_modreg_control</span> == <a class="code" href="ao68000_8v.html#a96857bc6f8514765cf6add0567891646">`MOVEM_MODREG_LOAD_6b001111</a><span class="vhdlchar"></span>)<span class="vhdlchar">movem_modreg</span> <= <span class="vhdllogic">6'b001111</span>;
|
181 |
|
|
<a name="l01885"></a>01885 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">movem_modreg_control</span> == <a class="code" href="ao68000_8v.html#ab865a06c214356bb8906149ad6beebf2">`MOVEM_MODREG_INCR_BY_1</a><span class="vhdlchar"></span>) <span class="vhdlchar">movem_modreg</span> <= <span class="vhdlchar">movem_modreg</span> + <span class="vhdllogic">6'd1</span>;
|
182 |
|
|
<a name="l01886"></a>01886 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">movem_modreg_control</span> == <a class="code" href="ao68000_8v.html#afc15f893a792d1af5e5c90f8ed788662">`MOVEM_MODREG_DECR_BY_1</a><span class="vhdlchar"></span>) <span class="vhdlchar">movem_modreg</span> <= <span class="vhdlchar">movem_modreg</span> - <span class="vhdllogic">6'd1</span>;
|
183 |
|
|
<a name="l01887"></a>01887 <span class="vhdlkeyword">end</span>
|
184 |
|
|
</pre></div>
|
185 |
|
|
</div>
|
186 |
|
|
</div>
|
187 |
|
|
<a class="anchor" id="a84ce568fcbe169cc02a3dc5c5bdbced2"></a><!-- doxytag: member="registers::ALWAYS_12" ref="a84ce568fcbe169cc02a3dc5c5bdbced2" args="clock, reset_n" -->
|
188 |
|
|
<div class="memitem">
|
189 |
|
|
<div class="memproto">
|
190 |
|
|
<table class="memname">
|
191 |
|
|
<tr>
|
192 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_12 <td></td>
|
193 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
194 |
|
|
</tr>
|
195 |
|
|
<tr>
|
196 |
|
|
<td class="paramkey"></td>
|
197 |
|
|
<td></td>
|
198 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
199 |
|
|
</tr>
|
200 |
|
|
<code> [Always Construct]</code></td>
|
201 |
|
|
</tr>
|
202 |
|
|
</table>
|
203 |
|
|
</div>
|
204 |
|
|
<div class="memdoc">
|
205 |
|
|
|
206 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01889">1889</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
207 |
|
|
<div class="fragment"><pre class="fragment">
|
208 |
|
|
<a name="l01889"></a>01889 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
209 |
|
|
<a name="l01890"></a>01890 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">movem_loop</span> <= <span class="vhdllogic">5'b0</span>;
|
210 |
|
|
<a name="l01891"></a>01891 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">movem_loop_control</span> == <a class="code" href="ao68000_8v.html#a8465e4a24e72c1cb6e12015c4ff806c5">`MOVEM_LOOP_LOAD_0</a><span class="vhdlchar"></span>) <span class="vhdlchar">movem_loop</span> <= <span class="vhdllogic">5'b0</span>;
|
211 |
|
|
<a name="l01892"></a>01892 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">movem_loop_control</span> == <a class="code" href="ao68000_8v.html#add999e8b65307d6d46547d776999f215">`MOVEM_LOOP_INCR_BY_1</a><span class="vhdlchar"></span>) <span class="vhdlchar">movem_loop</span> <= <span class="vhdlchar">movem_loop</span> + <span class="vhdllogic">5'd1</span>;
|
212 |
|
|
<a name="l01893"></a>01893 <span class="vhdlkeyword">end</span>
|
213 |
|
|
</pre></div>
|
214 |
|
|
</div>
|
215 |
|
|
</div>
|
216 |
|
|
<a class="anchor" id="a5ca9e5ee3853a6c58d80397ee08dcdfb"></a><!-- doxytag: member="registers::ALWAYS_13" ref="a5ca9e5ee3853a6c58d80397ee08dcdfb" args="clock, reset_n" -->
|
217 |
|
|
<div class="memitem">
|
218 |
|
|
<div class="memproto">
|
219 |
|
|
<table class="memname">
|
220 |
|
|
<tr>
|
221 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_13 <td></td>
|
222 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
223 |
|
|
</tr>
|
224 |
|
|
<tr>
|
225 |
|
|
<td class="paramkey"></td>
|
226 |
|
|
<td></td>
|
227 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
228 |
|
|
</tr>
|
229 |
|
|
<code> [Always Construct]</code></td>
|
230 |
|
|
</tr>
|
231 |
|
|
</table>
|
232 |
|
|
</div>
|
233 |
|
|
<div class="memdoc">
|
234 |
|
|
|
235 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01895">1895</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
236 |
|
|
<div class="fragment"><pre class="fragment">
|
237 |
|
|
<a name="l01895"></a>01895 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
238 |
|
|
<a name="l01896"></a>01896 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">movem_reg</span> <= <span class="vhdllogic">16'b0</span>;
|
239 |
|
|
<a name="l01897"></a>01897 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">movem_reg_control</span> == <a class="code" href="ao68000_8v.html#aa7d78c26e9e37f761c7a0b178fe13cf8">`MOVEM_REG_FROM_OP1</a><span class="vhdlchar"></span>) <span class="vhdlchar">movem_reg</span> <= <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a>[<span class="vhdllogic">15</span>:<span class="vhdllogic">0</span>];
|
240 |
|
|
<a name="l01898"></a>01898 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">movem_reg_control</span> == <a class="code" href="ao68000_8v.html#ac34150d75e16d155befcfcb8a95e45a3">`MOVEM_REG_SHIFT_RIGHT</a><span class="vhdlchar"></span>) <span class="vhdlchar">movem_reg</span> <= { <span class="vhdllogic">1'b0</span>, <span class="vhdlchar">movem_reg</span>[<span class="vhdllogic">15</span>:<span class="vhdllogic">1</span>] };
|
241 |
|
|
<a name="l01899"></a>01899 <span class="vhdlkeyword">end</span>
|
242 |
|
|
</pre></div>
|
243 |
|
|
</div>
|
244 |
|
|
</div>
|
245 |
|
|
<a class="anchor" id="a670e4db98926f8ddddaa84356173ff1a"></a><!-- doxytag: member="registers::ALWAYS_14" ref="a670e4db98926f8ddddaa84356173ff1a" args="clock, reset_n" -->
|
246 |
|
|
<div class="memitem">
|
247 |
|
|
<div class="memproto">
|
248 |
|
|
<table class="memname">
|
249 |
|
|
<tr>
|
250 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_14 <td></td>
|
251 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
252 |
|
|
</tr>
|
253 |
|
|
<tr>
|
254 |
|
|
<td class="paramkey"></td>
|
255 |
|
|
<td></td>
|
256 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
257 |
|
|
</tr>
|
258 |
|
|
<code> [Always Construct]</code></td>
|
259 |
|
|
</tr>
|
260 |
|
|
</table>
|
261 |
|
|
</div>
|
262 |
|
|
<div class="memdoc">
|
263 |
|
|
|
264 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01901">1901</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
265 |
|
|
<div class="fragment"><pre class="fragment">
|
266 |
|
|
<a name="l01901"></a>01901 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
267 |
|
|
<a name="l01902"></a>01902 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">ir</span> <= <span class="vhdllogic">16'b0</span>;
|
268 |
|
|
<a name="l01903"></a>01903 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">ir_control</span> == <a class="code" href="ao68000_8v.html#a987216cfc97019736d0251dcd5470e68">`IR_LOAD_WHEN_PREFETCH_VALID</a><span class="vhdlchar"></span> && <a class="code" href="classregisters.html#ab33d6467e15ac43533ec85ce0a415728">prefetch_ir_valid</a> == <span class="vhdllogic">1'b1</span> && <span class="vhdlchar">stop_flag</span> == <span class="vhdllogic">1'b0</span>)
|
269 |
|
|
<a name="l01904"></a>01904 <span class="vhdlchar">ir</span> <= <a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">79</span>:<span class="vhdllogic">64</span>];
|
270 |
|
|
<a name="l01905"></a>01905 <span class="vhdlkeyword">end</span>
|
271 |
|
|
</pre></div>
|
272 |
|
|
</div>
|
273 |
|
|
</div>
|
274 |
|
|
<a class="anchor" id="a3a2e5a5ea0bbf7d06bee2afef1124393"></a><!-- doxytag: member="registers::ALWAYS_15" ref="a3a2e5a5ea0bbf7d06bee2afef1124393" args="clock, reset_n" -->
|
275 |
|
|
<div class="memitem">
|
276 |
|
|
<div class="memproto">
|
277 |
|
|
<table class="memname">
|
278 |
|
|
<tr>
|
279 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_15 <td></td>
|
280 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
281 |
|
|
</tr>
|
282 |
|
|
<tr>
|
283 |
|
|
<td class="paramkey"></td>
|
284 |
|
|
<td></td>
|
285 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
286 |
|
|
</tr>
|
287 |
|
|
<code> [Always Construct]</code></td>
|
288 |
|
|
</tr>
|
289 |
|
|
</table>
|
290 |
|
|
</div>
|
291 |
|
|
<div class="memdoc">
|
292 |
|
|
|
293 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01907">1907</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
294 |
|
|
<div class="fragment"><pre class="fragment">
|
295 |
|
|
<a name="l01907"></a>01907 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
296 |
|
|
<a name="l01908"></a>01908 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">trap</span> <= <span class="vhdllogic">8'd0</span>;
|
297 |
|
|
<a name="l01909"></a>01909 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">trap_control</span> == <a class="code" href="ao68000_8v.html#a4267c71337dc6963db47aba754396f48">`TRAP_ILLEGAL_INSTR</a><span class="vhdlchar"></span>) <span class="vhdlchar">trap</span> <= <span class="vhdllogic">8'd4</span>;
|
298 |
|
|
<a name="l01910"></a>01910 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">trap_control</span> == <a class="code" href="ao68000_8v.html#a111476f2c18a4085c9a5cea3692dc990">`TRAP_DIV_BY_ZERO</a><span class="vhdlchar"></span>) <span class="vhdlchar">trap</span> <= <span class="vhdllogic">8'd5</span>;
|
299 |
|
|
<a name="l01911"></a>01911 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">trap_control</span> == <a class="code" href="ao68000_8v.html#a7d97a1e77166d92c1d69452c3e836682">`TRAP_CHK</a><span class="vhdlchar"></span>) <span class="vhdlchar">trap</span> <= <span class="vhdllogic">8'd6</span>;
|
300 |
|
|
<a name="l01912"></a>01912 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">trap_control</span> == <a class="code" href="ao68000_8v.html#a66a7d33a63851daa49e101494acd6118">`TRAP_TRAPV</a><span class="vhdlchar"></span>) <span class="vhdlchar">trap</span> <= <span class="vhdllogic">8'd7</span>;
|
301 |
|
|
<a name="l01913"></a>01913 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">trap_control</span> == <a class="code" href="ao68000_8v.html#a940b41a2a1e4c585e15f1c2bef5d5c6f">`TRAP_PRIVIL_VIOLAT</a><span class="vhdlchar"></span>) <span class="vhdlchar">trap</span> <= <span class="vhdllogic">8'd8</span>;
|
302 |
|
|
<a name="l01914"></a>01914 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">trap_control</span> == <a class="code" href="ao68000_8v.html#a84705ced93a01047ec829b7ea942cee0">`TRAP_TRACE</a><span class="vhdlchar"></span>) <span class="vhdlchar">trap</span> <= <span class="vhdllogic">8'd9</span>;
|
303 |
|
|
<a name="l01915"></a>01915 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">trap_control</span> == <a class="code" href="ao68000_8v.html#a4d09227bd9de91efc1a40bf676e10c72">`TRAP_TRAP</a><span class="vhdlchar"></span>) <span class="vhdlchar">trap</span> <= { <span class="vhdllogic">4'b0010</span>, <span class="vhdlchar">ir</span>[<span class="vhdllogic">3</span>:<span class="vhdllogic">0</span>] };
|
304 |
|
|
<a name="l01916"></a>01916 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">trap_control</span> == <a class="code" href="ao68000_8v.html#a8d6c015903e3a60339a6e8cc196bb440">`TRAP_FROM_DECODER</a><span class="vhdlchar"></span>) <span class="vhdlchar">trap</span> <= <a class="code" href="classregisters.html#a5574f1d93aa235a8689460bc7296660c">decoder_trap</a>;
|
305 |
|
|
<a name="l01917"></a>01917 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">trap_control</span> == <a class="code" href="ao68000_8v.html#a57812c3cf3905152a60361ae979a4c2d">`TRAP_FROM_INTERRUPT</a><span class="vhdlchar"></span>) <span class="vhdlchar">trap</span> <= <a class="code" href="classregisters.html#a1fb6236fc07656a957a681e03343f6bd">interrupt_trap</a>;
|
306 |
|
|
<a name="l01918"></a>01918 <span class="vhdlkeyword">end</span>
|
307 |
|
|
</pre></div>
|
308 |
|
|
</div>
|
309 |
|
|
</div>
|
310 |
|
|
<a class="anchor" id="a931eb6b9c3c3c002a0eea00a7f10e10f"></a><!-- doxytag: member="registers::ALWAYS_16" ref="a931eb6b9c3c3c002a0eea00a7f10e10f" args="clock, reset_n" -->
|
311 |
|
|
<div class="memitem">
|
312 |
|
|
<div class="memproto">
|
313 |
|
|
<table class="memname">
|
314 |
|
|
<tr>
|
315 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_16 <td></td>
|
316 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
317 |
|
|
</tr>
|
318 |
|
|
<tr>
|
319 |
|
|
<td class="paramkey"></td>
|
320 |
|
|
<td></td>
|
321 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
322 |
|
|
</tr>
|
323 |
|
|
<code> [Always Construct]</code></td>
|
324 |
|
|
</tr>
|
325 |
|
|
</table>
|
326 |
|
|
</div>
|
327 |
|
|
<div class="memdoc">
|
328 |
|
|
|
329 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01920">1920</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
330 |
|
|
<div class="fragment"><pre class="fragment">
|
331 |
|
|
<a name="l01920"></a>01920 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
332 |
|
|
<a name="l01921"></a>01921 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">offset</span> <= <span class="vhdllogic">32'd0</span>;
|
333 |
|
|
<a name="l01922"></a>01922 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">offset_control</span> == <a class="code" href="ao68000_8v.html#ad904ffb95a59f475e446877344adb415">`OFFSET_IMM_8</a><span class="vhdlchar"></span>) <span class="vhdlchar">offset</span> <= { {<span class="vhdllogic">24</span>{<a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">71</span>]}}, <a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">71</span>:<span class="vhdllogic">64</span>] };
|
334 |
|
|
<a name="l01923"></a>01923 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">offset_control</span> == <a class="code" href="ao68000_8v.html#a87c5da2d7633077683260709d88602e0">`OFFSET_IMM_16</a><span class="vhdlchar"></span>) <span class="vhdlchar">offset</span> <= { {<span class="vhdllogic">16</span>{<a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">79</span>]}}, <a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">79</span>:<span class="vhdllogic">64</span>] };
|
335 |
|
|
<a name="l01924"></a>01924 <span class="vhdlkeyword">end</span>
|
336 |
|
|
</pre></div>
|
337 |
|
|
</div>
|
338 |
|
|
</div>
|
339 |
|
|
<a class="anchor" id="a2a04a4a12e64f1ffb3ec95095716fee7"></a><!-- doxytag: member="registers::ALWAYS_17" ref="a2a04a4a12e64f1ffb3ec95095716fee7" args="clock, reset_n" -->
|
340 |
|
|
<div class="memitem">
|
341 |
|
|
<div class="memproto">
|
342 |
|
|
<table class="memname">
|
343 |
|
|
<tr>
|
344 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_17 <td></td>
|
345 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
346 |
|
|
</tr>
|
347 |
|
|
<tr>
|
348 |
|
|
<td class="paramkey"></td>
|
349 |
|
|
<td></td>
|
350 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
351 |
|
|
</tr>
|
352 |
|
|
<code> [Always Construct]</code></td>
|
353 |
|
|
</tr>
|
354 |
|
|
</table>
|
355 |
|
|
</div>
|
356 |
|
|
<div class="memdoc">
|
357 |
|
|
|
358 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01926">1926</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
359 |
|
|
<div class="fragment"><pre class="fragment">
|
360 |
|
|
<a name="l01926"></a>01926 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
361 |
|
|
<a name="l01927"></a>01927 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">index</span> <= <span class="vhdllogic">32'd0</span>;
|
362 |
|
|
<a name="l01928"></a>01928 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">index_control</span> == <a class="code" href="ao68000_8v.html#a1db54bd70d82cea2a77c6d5c823f04db">`INDEX_0</a><span class="vhdlchar"></span>) <span class="vhdlchar">index</span> <= <span class="vhdllogic">32'd0</span>;
|
363 |
|
|
<a name="l01929"></a>01929 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">index_control</span> == <a class="code" href="ao68000_8v.html#af05405b84ee28262882d3c7ac7a5a80c">`INDEX_LOAD_EXTENDED</a><span class="vhdlchar"></span>) <span class="vhdlchar">index</span> <=
|
364 |
|
|
<a name="l01930"></a>01930 (<a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">79</span>] == <span class="vhdllogic">1'b0</span>) ?
|
365 |
|
|
<a name="l01931"></a>01931 ( (<a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">75</span>] == <span class="vhdllogic">1'b0</span>) ?
|
366 |
|
|
<a name="l01932"></a>01932 { {<span class="vhdllogic">16</span>{<a class="code" href="classregisters.html#a42abaa23fdc05dbcc1504ebeb5bb4781">Dn_output</a>[<span class="vhdllogic">15</span>]}}, <a class="code" href="classregisters.html#a42abaa23fdc05dbcc1504ebeb5bb4781">Dn_output</a>[<span class="vhdllogic">15</span>:<span class="vhdllogic">0</span>] } : <a class="code" href="classregisters.html#a42abaa23fdc05dbcc1504ebeb5bb4781">Dn_output</a>[<span class="vhdllogic">31</span>:<span class="vhdllogic">0</span>]
|
367 |
|
|
<a name="l01933"></a>01933 ) :
|
368 |
|
|
<a name="l01934"></a>01934 ( (<a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">75</span>] == <span class="vhdllogic">1'b0</span>) ?
|
369 |
|
|
<a name="l01935"></a>01935 { {<span class="vhdllogic">16</span>{<a class="code" href="classregisters.html#aa34fa55df606bcec8511663b60a93d42">An_output</a>[<span class="vhdllogic">15</span>]}}, <a class="code" href="classregisters.html#aa34fa55df606bcec8511663b60a93d42">An_output</a>[<span class="vhdllogic">15</span>:<span class="vhdllogic">0</span>] } : <a class="code" href="classregisters.html#aa34fa55df606bcec8511663b60a93d42">An_output</a>[<span class="vhdllogic">31</span>:<span class="vhdllogic">0</span>]
|
370 |
|
|
<a name="l01936"></a>01936 );
|
371 |
|
|
<a name="l01937"></a>01937 <span class="vhdlkeyword">end</span>
|
372 |
|
|
</pre></div>
|
373 |
|
|
</div>
|
374 |
|
|
</div>
|
375 |
|
|
<a class="anchor" id="af284685eb0240e8fc444c84618b1af67"></a><!-- doxytag: member="registers::ALWAYS_18" ref="af284685eb0240e8fc444c84618b1af67" args="clock, reset_n" -->
|
376 |
|
|
<div class="memitem">
|
377 |
|
|
<div class="memproto">
|
378 |
|
|
<table class="memname">
|
379 |
|
|
<tr>
|
380 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_18 <td></td>
|
381 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
382 |
|
|
</tr>
|
383 |
|
|
<tr>
|
384 |
|
|
<td class="paramkey"></td>
|
385 |
|
|
<td></td>
|
386 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
387 |
|
|
</tr>
|
388 |
|
|
<code> [Always Construct]</code></td>
|
389 |
|
|
</tr>
|
390 |
|
|
</table>
|
391 |
|
|
</div>
|
392 |
|
|
<div class="memdoc">
|
393 |
|
|
|
394 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01939">1939</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
395 |
|
|
<div class="fragment"><pre class="fragment">
|
396 |
|
|
<a name="l01939"></a>01939 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
397 |
|
|
<a name="l01940"></a>01940 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">stop_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
398 |
|
|
<a name="l01941"></a>01941 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">stop_flag_control</span> == <a class="code" href="ao68000_8v.html#a5131e7ee341cd6f2ea5350a89b19a488">`STOP_FLAG_SET</a><span class="vhdlchar"></span>) <span class="vhdlchar">stop_flag</span> <= <span class="vhdllogic">1'b1</span>;
|
399 |
|
|
<a name="l01942"></a>01942 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">stop_flag_control</span> == <a class="code" href="ao68000_8v.html#a0e63684fc863d639423c2d9f0f8e6cd9">`STOP_FLAG_CLEAR</a><span class="vhdlchar"></span>) <span class="vhdlchar">stop_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
400 |
|
|
<a name="l01943"></a>01943 <span class="vhdlkeyword">end</span>
|
401 |
|
|
</pre></div>
|
402 |
|
|
</div>
|
403 |
|
|
</div>
|
404 |
|
|
<a class="anchor" id="a12d4c2e0121456bcb2b23e7444c1da06"></a><!-- doxytag: member="registers::ALWAYS_19" ref="a12d4c2e0121456bcb2b23e7444c1da06" args="clock, reset_n" -->
|
405 |
|
|
<div class="memitem">
|
406 |
|
|
<div class="memproto">
|
407 |
|
|
<table class="memname">
|
408 |
|
|
<tr>
|
409 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_19 <td></td>
|
410 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
411 |
|
|
</tr>
|
412 |
|
|
<tr>
|
413 |
|
|
<td class="paramkey"></td>
|
414 |
|
|
<td></td>
|
415 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
416 |
|
|
</tr>
|
417 |
|
|
<code> [Always Construct]</code></td>
|
418 |
|
|
</tr>
|
419 |
|
|
</table>
|
420 |
|
|
</div>
|
421 |
|
|
<div class="memdoc">
|
422 |
|
|
|
423 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01945">1945</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
424 |
|
|
<div class="fragment"><pre class="fragment">
|
425 |
|
|
<a name="l01945"></a>01945 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
426 |
|
|
<a name="l01946"></a>01946 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">trace_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
427 |
|
|
<a name="l01947"></a>01947 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">trace_flag_control</span> == <a class="code" href="ao68000_8v.html#a3cb5bcdd68537f527007213efe5c2d4f">`TRACE_FLAG_COPY_WHEN_NO_STOP</a><span class="vhdlchar"></span> && <a class="code" href="classregisters.html#ab33d6467e15ac43533ec85ce0a415728">prefetch_ir_valid</a> == <span class="vhdllogic">1'b1</span> && <a class="code" href="classregisters.html#a5574f1d93aa235a8689460bc7296660c">decoder_trap</a> == <span class="vhdllogic">8'd0</span> && <span class="vhdlchar">stop_flag</span> == <span class="vhdllogic">1'b0</span>)
|
428 |
|
|
<a name="l01948"></a>01948 <span class="vhdlchar">trace_flag</span> <= <a class="code" href="classregisters.html#a04468801b885f038c92b0ee50333211b">sr</a>[<span class="vhdllogic">15</span>];
|
429 |
|
|
<a name="l01949"></a>01949 <span class="vhdlkeyword">end</span>
|
430 |
|
|
</pre></div>
|
431 |
|
|
</div>
|
432 |
|
|
</div>
|
433 |
|
|
<a class="anchor" id="a1634ef9b02cbeb72da694a9145e2d276"></a><!-- doxytag: member="registers::ALWAYS_2" ref="a1634ef9b02cbeb72da694a9145e2d276" args="clock, reset_n" -->
|
434 |
|
|
<div class="memitem">
|
435 |
|
|
<div class="memproto">
|
436 |
|
|
<table class="memname">
|
437 |
|
|
<tr>
|
438 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_2 <td></td>
|
439 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
440 |
|
|
</tr>
|
441 |
|
|
<tr>
|
442 |
|
|
<td class="paramkey"></td>
|
443 |
|
|
<td></td>
|
444 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
445 |
|
|
</tr>
|
446 |
|
|
<code> [Always Construct]</code></td>
|
447 |
|
|
</tr>
|
448 |
|
|
</table>
|
449 |
|
|
</div>
|
450 |
|
|
<div class="memdoc">
|
451 |
|
|
|
452 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01734">1734</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
453 |
|
|
<div class="fragment"><pre class="fragment">
|
454 |
|
|
<a name="l01734"></a>01734 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
455 |
|
|
<a name="l01735"></a>01735 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlkeyword">begin</span>
|
456 |
|
|
<a name="l01736"></a>01736 <span class="vhdlchar">pc</span> <= <span class="vhdllogic">32'd0</span>;
|
457 |
|
|
<a name="l01737"></a>01737 <a class="code" href="classregisters.html#a2361369758b9b470379b176d5016e643">pc_valid</a> <= <span class="vhdllogic">32'd0</span>;
|
458 |
|
|
<a name="l01738"></a>01738 <span class="vhdlkeyword">end</span>
|
459 |
|
|
<a name="l01739"></a>01739 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">begin</span>
|
460 |
|
|
<a name="l01740"></a>01740 <span class="vhdlkeyword">if</span>(<span class="vhdlchar">pc_control</span> == <a class="code" href="ao68000_8v.html#a63d3becb9e2a770cfd9df4a70298c30a">`PC_FROM_RESULT</a><span class="vhdlchar"></span>) <span class="vhdlchar">pc</span> = <a class="code" href="classregisters.html#af76c7058bd2ba77c8a9cd4074b4d92fe">result</a>;
|
461 |
|
|
<a name="l01741"></a>01741 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">pc_control</span> == <a class="code" href="ao68000_8v.html#a023942fcdb1eb88002847e9730cf62c2">`PC_INCR_BY_2</a><span class="vhdlchar"></span>) <span class="vhdlchar">pc</span> = <span class="vhdlchar">pc</span> + <span class="vhdllogic">32'd2</span>;
|
462 |
|
|
<a name="l01742"></a>01742 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">pc_control</span> == <a class="code" href="ao68000_8v.html#a6b8aff09ca5bd77e19e6d7a5076a58bd">`PC_INCR_BY_4</a><span class="vhdlchar"></span>) <span class="vhdlchar">pc</span> = <span class="vhdlchar">pc</span> + <span class="vhdllogic">32'd4</span>;
|
463 |
|
|
<a name="l01743"></a>01743 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">pc_control</span> == <a class="code" href="ao68000_8v.html#aefc526541d0911ae626689caead407ab">`PC_INCR_BY_SIZE</a><span class="vhdlchar"></span>) <span class="vhdlchar">pc</span> = (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b00</span> || <span class="vhdlchar">size</span> == <span class="vhdllogic">2'b01</span>) ? <span class="vhdlchar">pc</span> + <span class="vhdllogic">32'd2</span> : <span class="vhdlchar">pc</span> + <span class="vhdllogic">32'd4</span>;
|
464 |
|
|
<a name="l01744"></a>01744 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">pc_control</span> == <a class="code" href="ao68000_8v.html#a48c2827ab160beae0aab354b09b59e1a">`PC_FROM_PREFETCH_IR</a><span class="vhdlchar"></span>) <span class="vhdlchar">pc</span> = <a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">47</span>:<span class="vhdllogic">16</span>];
|
465 |
|
|
<a name="l01745"></a>01745 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">pc_control</span> == <a class="code" href="ao68000_8v.html#a6f1c276d75adca2b0290b7936476fde8">`PC_INCR_BY_2_IN_MAIN_LOOP</a><span class="vhdlchar"></span> && <a class="code" href="classregisters.html#ab33d6467e15ac43533ec85ce0a415728">prefetch_ir_valid</a> == <span class="vhdllogic">1'b1</span> && <a class="code" href="classregisters.html#a5574f1d93aa235a8689460bc7296660c">decoder_trap</a> == <span class="vhdllogic">8'd0</span> && <span class="vhdlchar">stop_flag</span> == <span class="vhdllogic">1'b0</span>)
|
466 |
|
|
<a name="l01746"></a>01746 <span class="vhdlchar">pc</span> = <span class="vhdlchar">pc</span> + <span class="vhdllogic">32'd2</span>;
|
467 |
|
|
<a name="l01747"></a>01747 <span class="vhdlkeyword">if</span>(<span class="vhdlchar">pc</span>[<span class="vhdllogic">0</span>] == <span class="vhdllogic">1'b0</span>) <a class="code" href="classregisters.html#a2361369758b9b470379b176d5016e643">pc_valid</a> <= <span class="vhdlchar">pc</span>;
|
468 |
|
|
<a name="l01748"></a>01748 <span class="vhdlkeyword">end</span>
|
469 |
|
|
<a name="l01749"></a>01749 <span class="vhdlkeyword">end</span>
|
470 |
|
|
</pre></div>
|
471 |
|
|
</div>
|
472 |
|
|
</div>
|
473 |
|
|
<a class="anchor" id="acf180186b03cdc0ad93be0efb7fa2815"></a><!-- doxytag: member="registers::ALWAYS_20" ref="acf180186b03cdc0ad93be0efb7fa2815" args="clock, reset_n" -->
|
474 |
|
|
<div class="memitem">
|
475 |
|
|
<div class="memproto">
|
476 |
|
|
<table class="memname">
|
477 |
|
|
<tr>
|
478 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_20 <td></td>
|
479 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
480 |
|
|
</tr>
|
481 |
|
|
<tr>
|
482 |
|
|
<td class="paramkey"></td>
|
483 |
|
|
<td></td>
|
484 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
485 |
|
|
</tr>
|
486 |
|
|
<code> [Always Construct]</code></td>
|
487 |
|
|
</tr>
|
488 |
|
|
</table>
|
489 |
|
|
</div>
|
490 |
|
|
<div class="memdoc">
|
491 |
|
|
|
492 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01951">1951</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
493 |
|
|
<div class="fragment"><pre class="fragment">
|
494 |
|
|
<a name="l01951"></a>01951 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
495 |
|
|
<a name="l01952"></a>01952 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">group_0_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
496 |
|
|
<a name="l01953"></a>01953 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">group_0_flag_control</span> == <a class="code" href="ao68000_8v.html#a5333b31d43f3c7de70d3cad313720ef4">`GROUP_0_FLAG_SET</a><span class="vhdlchar"></span>) <span class="vhdlchar">group_0_flag</span> <= <span class="vhdllogic">1'b1</span>;
|
497 |
|
|
<a name="l01954"></a>01954 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">group_0_flag_control</span> == <a class="code" href="ao68000_8v.html#a28adb393ace594d548dfe7f070fd837b">`GROUP_0_FLAG_CLEAR_WHEN_VALID_PREFETCH</a><span class="vhdlchar"></span> && <a class="code" href="classregisters.html#ab33d6467e15ac43533ec85ce0a415728">prefetch_ir_valid</a> == <span class="vhdllogic">1'b1</span> && <span class="vhdlchar">stop_flag</span> == <span class="vhdllogic">1'b0</span>)
|
498 |
|
|
<a name="l01955"></a>01955 <span class="vhdlchar">group_0_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
499 |
|
|
<a name="l01956"></a>01956 <span class="vhdlkeyword">end</span>
|
500 |
|
|
</pre></div>
|
501 |
|
|
</div>
|
502 |
|
|
</div>
|
503 |
|
|
<a class="anchor" id="a328ee93f9ab0ed3ebab4dc5936a7c5a0"></a><!-- doxytag: member="registers::ALWAYS_21" ref="a328ee93f9ab0ed3ebab4dc5936a7c5a0" args="clock, reset_n" -->
|
504 |
|
|
<div class="memitem">
|
505 |
|
|
<div class="memproto">
|
506 |
|
|
<table class="memname">
|
507 |
|
|
<tr>
|
508 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_21 <td></td>
|
509 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
510 |
|
|
</tr>
|
511 |
|
|
<tr>
|
512 |
|
|
<td class="paramkey"></td>
|
513 |
|
|
<td></td>
|
514 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
515 |
|
|
</tr>
|
516 |
|
|
<code> [Always Construct]</code></td>
|
517 |
|
|
</tr>
|
518 |
|
|
</table>
|
519 |
|
|
</div>
|
520 |
|
|
<div class="memdoc">
|
521 |
|
|
|
522 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01958">1958</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
523 |
|
|
<div class="fragment"><pre class="fragment">
|
524 |
|
|
<a name="l01958"></a>01958 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
525 |
|
|
<a name="l01959"></a>01959 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">instruction_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
526 |
|
|
<a name="l01960"></a>01960 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">instruction_flag_control</span> == <a class="code" href="ao68000_8v.html#a6882447365cc7940c16017ee13305875">`INSTRUCTION_FLAG_SET</a><span class="vhdlchar"></span>) <span class="vhdlchar">instruction_flag</span> <= <span class="vhdllogic">1'b1</span>;
|
527 |
|
|
<a name="l01961"></a>01961 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">instruction_flag_control</span> == <a class="code" href="ao68000_8v.html#adaf70d0e1aaa9fe89fc79971d67bc172">`INSTRUCTION_FLAG_CLEAR_IN_MAIN_LOOP</a><span class="vhdlchar"></span> && <a class="code" href="classregisters.html#ab33d6467e15ac43533ec85ce0a415728">prefetch_ir_valid</a> == <span class="vhdllogic">1'b1</span> && <a class="code" href="classregisters.html#a5574f1d93aa235a8689460bc7296660c">decoder_trap</a> == <span class="vhdllogic">8'd0</span> && <span class="vhdlchar">stop_flag</span> == <span class="vhdllogic">1'b0</span>)
|
528 |
|
|
<a name="l01962"></a>01962 <span class="vhdlchar">instruction_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
529 |
|
|
<a name="l01963"></a>01963 <span class="vhdlkeyword">end</span>
|
530 |
|
|
</pre></div>
|
531 |
|
|
</div>
|
532 |
|
|
</div>
|
533 |
|
|
<a class="anchor" id="ad172a9061d9bb3653a3996dc4a74e101"></a><!-- doxytag: member="registers::ALWAYS_22" ref="ad172a9061d9bb3653a3996dc4a74e101" args="clock, reset_n" -->
|
534 |
|
|
<div class="memitem">
|
535 |
|
|
<div class="memproto">
|
536 |
|
|
<table class="memname">
|
537 |
|
|
<tr>
|
538 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_22 <td></td>
|
539 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
540 |
|
|
</tr>
|
541 |
|
|
<tr>
|
542 |
|
|
<td class="paramkey"></td>
|
543 |
|
|
<td></td>
|
544 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
545 |
|
|
</tr>
|
546 |
|
|
<code> [Always Construct]</code></td>
|
547 |
|
|
</tr>
|
548 |
|
|
</table>
|
549 |
|
|
</div>
|
550 |
|
|
<div class="memdoc">
|
551 |
|
|
|
552 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01965">1965</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
553 |
|
|
<div class="fragment"><pre class="fragment">
|
554 |
|
|
<a name="l01965"></a>01965 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
555 |
|
|
<a name="l01966"></a>01966 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">read_modify_write_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
556 |
|
|
<a name="l01967"></a>01967 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">read_modify_write_flag_control</span> == <a class="code" href="ao68000_8v.html#a2ba2dbb4697aa9a3559b775da0ade761">`READ_MODIFY_WRITE_FLAG_SET</a><span class="vhdlchar"></span>) <span class="vhdlchar">read_modify_write_flag</span> <= <span class="vhdllogic">1'b1</span>;
|
557 |
|
|
<a name="l01968"></a>01968 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">read_modify_write_flag_control</span> == <a class="code" href="ao68000_8v.html#ace5de6cd5ad33427e8efd5ec8191c297">`READ_MODIFY_WRITE_FLAG_CLEAR</a><span class="vhdlchar"></span>) <span class="vhdlchar">read_modify_write_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
558 |
|
|
<a name="l01969"></a>01969 <span class="vhdlkeyword">end</span>
|
559 |
|
|
</pre></div>
|
560 |
|
|
</div>
|
561 |
|
|
</div>
|
562 |
|
|
<a class="anchor" id="a34326a20d0a44ce95c7da4da53005097"></a><!-- doxytag: member="registers::ALWAYS_23" ref="a34326a20d0a44ce95c7da4da53005097" args="clock, reset_n" -->
|
563 |
|
|
<div class="memitem">
|
564 |
|
|
<div class="memproto">
|
565 |
|
|
<table class="memname">
|
566 |
|
|
<tr>
|
567 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_23 <td></td>
|
568 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
569 |
|
|
</tr>
|
570 |
|
|
<tr>
|
571 |
|
|
<td class="paramkey"></td>
|
572 |
|
|
<td></td>
|
573 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
574 |
|
|
</tr>
|
575 |
|
|
<code> [Always Construct]</code></td>
|
576 |
|
|
</tr>
|
577 |
|
|
</table>
|
578 |
|
|
</div>
|
579 |
|
|
<div class="memdoc">
|
580 |
|
|
|
581 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01971">1971</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
582 |
|
|
<div class="fragment"><pre class="fragment">
|
583 |
|
|
<a name="l01971"></a>01971 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
584 |
|
|
<a name="l01972"></a>01972 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">do_reset_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
585 |
|
|
<a name="l01973"></a>01973 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">do_reset_flag_control</span> == <a class="code" href="ao68000_8v.html#a682472d63f131aa31c38abd6f2d577ab">`DO_RESET_FLAG_SET</a><span class="vhdlchar"></span>) <span class="vhdlchar">do_reset_flag</span> <= <span class="vhdllogic">1'b1</span>;
|
586 |
|
|
<a name="l01974"></a>01974 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">do_reset_flag_control</span> == <a class="code" href="ao68000_8v.html#afd7c962bcd95f3629d247e7790f9cf95">`DO_RESET_FLAG_CLEAR</a><span class="vhdlchar"></span>) <span class="vhdlchar">do_reset_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
587 |
|
|
<a name="l01975"></a>01975 <span class="vhdlkeyword">end</span>
|
588 |
|
|
</pre></div>
|
589 |
|
|
</div>
|
590 |
|
|
</div>
|
591 |
|
|
<a class="anchor" id="ad881b4aebf8b3df42129f9731b6f6098"></a><!-- doxytag: member="registers::ALWAYS_24" ref="ad881b4aebf8b3df42129f9731b6f6098" args="clock, reset_n" -->
|
592 |
|
|
<div class="memitem">
|
593 |
|
|
<div class="memproto">
|
594 |
|
|
<table class="memname">
|
595 |
|
|
<tr>
|
596 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_24 <td></td>
|
597 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
598 |
|
|
</tr>
|
599 |
|
|
<tr>
|
600 |
|
|
<td class="paramkey"></td>
|
601 |
|
|
<td></td>
|
602 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
603 |
|
|
</tr>
|
604 |
|
|
<code> [Always Construct]</code></td>
|
605 |
|
|
</tr>
|
606 |
|
|
</table>
|
607 |
|
|
</div>
|
608 |
|
|
<div class="memdoc">
|
609 |
|
|
|
610 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01977">1977</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
611 |
|
|
<div class="fragment"><pre class="fragment">
|
612 |
|
|
<a name="l01977"></a>01977 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
613 |
|
|
<a name="l01978"></a>01978 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">do_interrupt_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
614 |
|
|
<a name="l01979"></a>01979 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">do_interrupt_flag_control</span> == <a class="code" href="ao68000_8v.html#acc420165ae00aa63b4d40c220dc1ed79">`DO_INTERRUPT_FLAG_SET_IF_ACTIVE</a><span class="vhdlchar"></span>) <span class="vhdlchar">do_interrupt_flag</span> <= (<a class="code" href="classregisters.html#a6b895ffcc69247ac0dcc58abacbc81f4">interrupt_mask</a> != <span class="vhdllogic">3'b000</span>) ? <span class="vhdllogic">1'b1</span> : <span class="vhdllogic">1'b0</span>;
|
615 |
|
|
<a name="l01980"></a>01980 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">do_interrupt_flag_control</span> == <a class="code" href="ao68000_8v.html#abe668eeea71491f898b31b9c66a4db96">`DO_INTERRUPT_FLAG_CLEAR</a><span class="vhdlchar"></span>) <span class="vhdlchar">do_interrupt_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
616 |
|
|
<a name="l01981"></a>01981 <span class="vhdlkeyword">end</span>
|
617 |
|
|
</pre></div>
|
618 |
|
|
</div>
|
619 |
|
|
</div>
|
620 |
|
|
<a class="anchor" id="aa69b93f001339d4b8ae1295a5cb215ec"></a><!-- doxytag: member="registers::ALWAYS_25" ref="aa69b93f001339d4b8ae1295a5cb215ec" args="clock, reset_n" -->
|
621 |
|
|
<div class="memitem">
|
622 |
|
|
<div class="memproto">
|
623 |
|
|
<table class="memname">
|
624 |
|
|
<tr>
|
625 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_25 <td></td>
|
626 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
627 |
|
|
</tr>
|
628 |
|
|
<tr>
|
629 |
|
|
<td class="paramkey"></td>
|
630 |
|
|
<td></td>
|
631 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
632 |
|
|
</tr>
|
633 |
|
|
<code> [Always Construct]</code></td>
|
634 |
|
|
</tr>
|
635 |
|
|
</table>
|
636 |
|
|
</div>
|
637 |
|
|
<div class="memdoc">
|
638 |
|
|
|
639 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01983">1983</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
640 |
|
|
<div class="fragment"><pre class="fragment">
|
641 |
|
|
<a name="l01983"></a>01983 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
642 |
|
|
<a name="l01984"></a>01984 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">do_read_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
643 |
|
|
<a name="l01985"></a>01985 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">do_read_flag_control</span> == <a class="code" href="ao68000_8v.html#a210a4746c070617bd4272cf091ce4977">`DO_READ_FLAG_SET</a><span class="vhdlchar"></span>) <span class="vhdlchar">do_read_flag</span> <= <span class="vhdllogic">1'b1</span>;
|
644 |
|
|
<a name="l01986"></a>01986 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">do_read_flag_control</span> == <a class="code" href="ao68000_8v.html#a3186ce27b4c9202d124c4bee6b07e2fd">`DO_READ_FLAG_CLEAR</a><span class="vhdlchar"></span>) <span class="vhdlchar">do_read_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
645 |
|
|
<a name="l01987"></a>01987 <span class="vhdlkeyword">end</span>
|
646 |
|
|
</pre></div>
|
647 |
|
|
</div>
|
648 |
|
|
</div>
|
649 |
|
|
<a class="anchor" id="a63d22bb9298a179653d09d6b21e6c68b"></a><!-- doxytag: member="registers::ALWAYS_26" ref="a63d22bb9298a179653d09d6b21e6c68b" args="clock, reset_n" -->
|
650 |
|
|
<div class="memitem">
|
651 |
|
|
<div class="memproto">
|
652 |
|
|
<table class="memname">
|
653 |
|
|
<tr>
|
654 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_26 <td></td>
|
655 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
656 |
|
|
</tr>
|
657 |
|
|
<tr>
|
658 |
|
|
<td class="paramkey"></td>
|
659 |
|
|
<td></td>
|
660 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
661 |
|
|
</tr>
|
662 |
|
|
<code> [Always Construct]</code></td>
|
663 |
|
|
</tr>
|
664 |
|
|
</table>
|
665 |
|
|
</div>
|
666 |
|
|
<div class="memdoc">
|
667 |
|
|
|
668 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01989">1989</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
669 |
|
|
<div class="fragment"><pre class="fragment">
|
670 |
|
|
<a name="l01989"></a>01989 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
671 |
|
|
<a name="l01990"></a>01990 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">do_write_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
672 |
|
|
<a name="l01991"></a>01991 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">do_write_flag_control</span> == <a class="code" href="ao68000_8v.html#a97fc325edc48a555daf24f1757c5e7bf">`DO_WRITE_FLAG_SET</a><span class="vhdlchar"></span>) <span class="vhdlchar">do_write_flag</span> <= <span class="vhdllogic">1'b1</span>;
|
673 |
|
|
<a name="l01992"></a>01992 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">do_write_flag_control</span> == <a class="code" href="ao68000_8v.html#ad6f9aea669c0c0233f4155f29afc4d1d">`DO_WRITE_FLAG_CLEAR</a><span class="vhdlchar"></span>) <span class="vhdlchar">do_write_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
674 |
|
|
<a name="l01993"></a>01993 <span class="vhdlkeyword">end</span>
|
675 |
|
|
</pre></div>
|
676 |
|
|
</div>
|
677 |
|
|
</div>
|
678 |
|
|
<a class="anchor" id="a66ffba6d56dd08fe7b968605c3b68465"></a><!-- doxytag: member="registers::ALWAYS_27" ref="a66ffba6d56dd08fe7b968605c3b68465" args="clock, reset_n" -->
|
679 |
|
|
<div class="memitem">
|
680 |
|
|
<div class="memproto">
|
681 |
|
|
<table class="memname">
|
682 |
|
|
<tr>
|
683 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_27 <td></td>
|
684 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
685 |
|
|
</tr>
|
686 |
|
|
<tr>
|
687 |
|
|
<td class="paramkey"></td>
|
688 |
|
|
<td></td>
|
689 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
690 |
|
|
</tr>
|
691 |
|
|
<code> [Always Construct]</code></td>
|
692 |
|
|
</tr>
|
693 |
|
|
</table>
|
694 |
|
|
</div>
|
695 |
|
|
<div class="memdoc">
|
696 |
|
|
|
697 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01995">1995</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
698 |
|
|
<div class="fragment"><pre class="fragment">
|
699 |
|
|
<a name="l01995"></a>01995 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
700 |
|
|
<a name="l01996"></a>01996 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">do_blocked_flag</span> <= <span class="vhdllogic">1'b0</span>;
|
701 |
|
|
<a name="l01997"></a>01997 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">do_blocked_flag_control</span> == <a class="code" href="ao68000_8v.html#ac69029fe984c3090537ed247a8106344">`DO_BLOCKED_FLAG_SET</a><span class="vhdlchar"></span>) <span class="vhdlchar">do_blocked_flag</span> <= <span class="vhdllogic">1'b1</span>;
|
702 |
|
|
<a name="l01998"></a>01998 <span class="vhdlkeyword">end</span>
|
703 |
|
|
</pre></div>
|
704 |
|
|
</div>
|
705 |
|
|
</div>
|
706 |
|
|
<a class="anchor" id="ab3c53c1dc1763e2d051eaa736e429d58"></a><!-- doxytag: member="registers::ALWAYS_28" ref="ab3c53c1dc1763e2d051eaa736e429d58" args="clock, reset_n" -->
|
707 |
|
|
<div class="memitem">
|
708 |
|
|
<div class="memproto">
|
709 |
|
|
<table class="memname">
|
710 |
|
|
<tr>
|
711 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_28 <td></td>
|
712 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
713 |
|
|
</tr>
|
714 |
|
|
<tr>
|
715 |
|
|
<td class="paramkey"></td>
|
716 |
|
|
<td></td>
|
717 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
718 |
|
|
</tr>
|
719 |
|
|
<code> [Always Construct]</code></td>
|
720 |
|
|
</tr>
|
721 |
|
|
</table>
|
722 |
|
|
</div>
|
723 |
|
|
<div class="memdoc">
|
724 |
|
|
|
725 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l02000">2000</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
726 |
|
|
<div class="fragment"><pre class="fragment">
|
727 |
|
|
<a name="l02000"></a>02000 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
728 |
|
|
<a name="l02001"></a>02001 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">data_write</span> <= <span class="vhdllogic">32'd0</span>;
|
729 |
|
|
<a name="l02002"></a>02002 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">data_write_control</span> == <a class="code" href="ao68000_8v.html#ab576808298f9e1938241b8843e55c54e">`DATA_WRITE_FROM_RESULT</a><span class="vhdlchar"></span>) <span class="vhdlchar">data_write</span> <= <a class="code" href="classregisters.html#af76c7058bd2ba77c8a9cd4074b4d92fe">result</a>;
|
730 |
|
|
<a name="l02003"></a>02003 <span class="vhdlkeyword">end</span>
|
731 |
|
|
</pre></div>
|
732 |
|
|
</div>
|
733 |
|
|
</div>
|
734 |
|
|
<a class="anchor" id="a160e4dadb225ac705317bf8de0c78277"></a><!-- doxytag: member="registers::ALWAYS_3" ref="a160e4dadb225ac705317bf8de0c78277" args="clock, reset_n" -->
|
735 |
|
|
<div class="memitem">
|
736 |
|
|
<div class="memproto">
|
737 |
|
|
<table class="memname">
|
738 |
|
|
<tr>
|
739 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_3 <td></td>
|
740 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
741 |
|
|
</tr>
|
742 |
|
|
<tr>
|
743 |
|
|
<td class="paramkey"></td>
|
744 |
|
|
<td></td>
|
745 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
746 |
|
|
</tr>
|
747 |
|
|
<code> [Always Construct]</code></td>
|
748 |
|
|
</tr>
|
749 |
|
|
</table>
|
750 |
|
|
</div>
|
751 |
|
|
<div class="memdoc">
|
752 |
|
|
|
753 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01761">1761</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
754 |
|
|
<div class="fragment"><pre class="fragment">
|
755 |
|
|
<a name="l01761"></a>01761 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
756 |
|
|
<a name="l01762"></a>01762 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">size</span> <= <span class="vhdllogic">2'b00</span>;
|
757 |
|
|
<a name="l01763"></a>01763 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">size_control</span> == <a class="code" href="ao68000_8v.html#a8a04b85bed76a4381d1187aec9694a7e">`SIZE_BYTE</a><span class="vhdlchar"></span>) <span class="vhdlchar">size</span> <= <span class="vhdllogic">2'b00</span>;
|
758 |
|
|
<a name="l01764"></a>01764 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">size_control</span> == <a class="code" href="ao68000_8v.html#a9da3fa515a6d6e5949573714c5682999">`SIZE_WORD</a><span class="vhdlchar"></span>) <span class="vhdlchar">size</span> <= <span class="vhdllogic">2'b01</span>;
|
759 |
|
|
<a name="l01765"></a>01765 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">size_control</span> == <a class="code" href="ao68000_8v.html#ae54bb350f5d3a019211af2a214f46273">`SIZE_LONG</a><span class="vhdlchar"></span>) <span class="vhdlchar">size</span> <= <span class="vhdllogic">2'b10</span>;
|
760 |
|
|
<a name="l01766"></a>01766 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">size_control</span> == <a class="code" href="ao68000_8v.html#a1b8724879ab643802f27348fa58f7208">`SIZE_1</a><span class="vhdlchar"></span>) <span class="vhdlchar">size</span> <= ( <span class="vhdlchar">ir</span>[<span class="vhdllogic">7</span>:<span class="vhdllogic">6</span>] == <span class="vhdllogic">2'b00</span> ) ? <span class="vhdllogic">2'b01</span> : <span class="vhdllogic">2'b10</span>;
|
761 |
|
|
<a name="l01767"></a>01767 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">size_control</span> == <a class="code" href="ao68000_8v.html#a83d20a891b85a7fabe3d8c74b66ad884">`SIZE_1_PLUS</a><span class="vhdlchar"></span>) <span class="vhdlchar">size</span> <= ( <span class="vhdlchar">ir</span>[<span class="vhdllogic">7</span>:<span class="vhdllogic">6</span>] == <span class="vhdllogic">2'b10</span> ) ? <span class="vhdllogic">2'b01</span> : <span class="vhdllogic">2'b10</span>;
|
762 |
|
|
<a name="l01768"></a>01768 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">size_control</span> == <a class="code" href="ao68000_8v.html#a1eca0e7e9287916bcfa96b96b0c46154">`SIZE_2</a><span class="vhdlchar"></span>) <span class="vhdlchar">size</span> <= ( <span class="vhdlchar">ir</span>[<span class="vhdllogic">6</span>] == <span class="vhdllogic">1'b0</span> ) ? <span class="vhdllogic">2'b01</span> : <span class="vhdllogic">2'b10</span>;
|
763 |
|
|
<a name="l01769"></a>01769 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">size_control</span> == <a class="code" href="ao68000_8v.html#ad8d417f0548efb4299bed1ed75004cbe">`SIZE_3</a><span class="vhdlchar"></span>) <span class="vhdlchar">size</span> <= ( <span class="vhdlchar">ir</span>[<span class="vhdllogic">7</span>:<span class="vhdllogic">6</span>] == <span class="vhdllogic">2'b00</span> ) ? <span class="vhdllogic">2'b00</span> : ( ( <span class="vhdlchar">ir</span>[<span class="vhdllogic">7</span>:<span class="vhdllogic">6</span>] == <span class="vhdllogic">2'b01</span> ) ? <span class="vhdllogic">2'b01</span> : <span class="vhdllogic">2'b10</span> );
|
764 |
|
|
<a name="l01770"></a>01770 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">size_control</span> == <a class="code" href="ao68000_8v.html#a4d9196508aad9e995d45bfda3f7c6884">`SIZE_4</a><span class="vhdlchar"></span>) <span class="vhdlchar">size</span> <= ( <span class="vhdlchar">ir</span>[<span class="vhdllogic">13</span>:<span class="vhdllogic">12</span>] == <span class="vhdllogic">2'b01</span> ) ? <span class="vhdllogic">2'b00</span> : ( ( <span class="vhdlchar">ir</span>[<span class="vhdllogic">13</span>:<span class="vhdllogic">12</span>] == <span class="vhdllogic">2'b11</span> ) ? <span class="vhdllogic">2'b01</span> : <span class="vhdllogic">2'b10</span> );
|
765 |
|
|
<a name="l01771"></a>01771 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">size_control</span> == <a class="code" href="ao68000_8v.html#a0e07cba66f352b53ebb2dd2a48c58cff">`SIZE_5</a><span class="vhdlchar"></span>) <span class="vhdlchar">size</span> <= ( <span class="vhdlchar">ir</span>[<span class="vhdllogic">8</span>] == <span class="vhdllogic">1'b0</span> ) ? <span class="vhdllogic">2'b01</span> : <span class="vhdllogic">2'b10</span>;
|
766 |
|
|
<a name="l01772"></a>01772 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">size_control</span> == <a class="code" href="ao68000_8v.html#a3ce4d5e820fe7c438d0bd9c7f067ac3f">`SIZE_6</a><span class="vhdlchar"></span>) <span class="vhdlchar">size</span> <= ( <span class="vhdlchar">ir</span>[<span class="vhdllogic">5</span>:<span class="vhdllogic">3</span>] != <span class="vhdllogic">3'b000</span> ) ? <span class="vhdllogic">2'b00</span> : <span class="vhdllogic">2'b10</span>;
|
767 |
|
|
<a name="l01773"></a>01773 <span class="vhdlkeyword">end</span>
|
768 |
|
|
</pre></div>
|
769 |
|
|
</div>
|
770 |
|
|
</div>
|
771 |
|
|
<a class="anchor" id="a098bb8c5f886c173a49d1e015dd37289"></a><!-- doxytag: member="registers::ALWAYS_4" ref="a098bb8c5f886c173a49d1e015dd37289" args="clock, reset_n" -->
|
772 |
|
|
<div class="memitem">
|
773 |
|
|
<div class="memproto">
|
774 |
|
|
<table class="memname">
|
775 |
|
|
<tr>
|
776 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_4 <td></td>
|
777 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
778 |
|
|
</tr>
|
779 |
|
|
<tr>
|
780 |
|
|
<td class="paramkey"></td>
|
781 |
|
|
<td></td>
|
782 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
783 |
|
|
</tr>
|
784 |
|
|
<code> [Always Construct]</code></td>
|
785 |
|
|
</tr>
|
786 |
|
|
</table>
|
787 |
|
|
</div>
|
788 |
|
|
<div class="memdoc">
|
789 |
|
|
|
790 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01775">1775</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
791 |
|
|
<div class="fragment"><pre class="fragment">
|
792 |
|
|
<a name="l01775"></a>01775 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
793 |
|
|
<a name="l01776"></a>01776 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <a class="code" href="classregisters.html#a0d84a593d99e7a218cccfd4c155f79ac">ea_reg</a> <= <span class="vhdllogic">3'b000</span>;
|
794 |
|
|
<a name="l01777"></a>01777 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#a7a66bee9bc95f92d2211d044b589b9b0">ea_reg_control</a> == <a class="code" href="ao68000_8v.html#ab608c5385657295b902b8ffc21c43d03">`EA_REG_IR_2_0</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#a0d84a593d99e7a218cccfd4c155f79ac">ea_reg</a> <= <span class="vhdlchar">ir</span>[<span class="vhdllogic">2</span>:<span class="vhdllogic">0</span>];
|
795 |
|
|
<a name="l01778"></a>01778 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#a7a66bee9bc95f92d2211d044b589b9b0">ea_reg_control</a> == <a class="code" href="ao68000_8v.html#a56f29ecaaf69843219c88d8e0f252048">`EA_REG_IR_11_9</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#a0d84a593d99e7a218cccfd4c155f79ac">ea_reg</a> <= <span class="vhdlchar">ir</span>[<span class="vhdllogic">11</span>:<span class="vhdllogic">9</span>];
|
796 |
|
|
<a name="l01779"></a>01779 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#a7a66bee9bc95f92d2211d044b589b9b0">ea_reg_control</a> == <a class="code" href="ao68000_8v.html#af2b8ce7c793c79dee8394ad309a1ef71">`EA_REG_MOVEM_REG_2_0</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#a0d84a593d99e7a218cccfd4c155f79ac">ea_reg</a> <= <span class="vhdlchar">movem_modreg</span>[<span class="vhdllogic">2</span>:<span class="vhdllogic">0</span>];
|
797 |
|
|
<a name="l01780"></a>01780 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#a7a66bee9bc95f92d2211d044b589b9b0">ea_reg_control</a> == <a class="code" href="ao68000_8v.html#aa5ef414e1c0f769a38cdd8b3aeef5184">`EA_REG_3b111</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#a0d84a593d99e7a218cccfd4c155f79ac">ea_reg</a> <= <span class="vhdllogic">3'b111</span>;
|
798 |
|
|
<a name="l01781"></a>01781 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#a7a66bee9bc95f92d2211d044b589b9b0">ea_reg_control</a> == <a class="code" href="ao68000_8v.html#ab4936576a8613273a6487d2b78812c55">`EA_REG_3b100</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#a0d84a593d99e7a218cccfd4c155f79ac">ea_reg</a> <= <span class="vhdllogic">3'b100</span>;
|
799 |
|
|
<a name="l01782"></a>01782 <span class="vhdlkeyword">end</span>
|
800 |
|
|
</pre></div>
|
801 |
|
|
</div>
|
802 |
|
|
</div>
|
803 |
|
|
<a class="anchor" id="a6fc98500064486297076cc7c8e99e16f"></a><!-- doxytag: member="registers::ALWAYS_5" ref="a6fc98500064486297076cc7c8e99e16f" args="clock, reset_n" -->
|
804 |
|
|
<div class="memitem">
|
805 |
|
|
<div class="memproto">
|
806 |
|
|
<table class="memname">
|
807 |
|
|
<tr>
|
808 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_5 <td></td>
|
809 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
810 |
|
|
</tr>
|
811 |
|
|
<tr>
|
812 |
|
|
<td class="paramkey"></td>
|
813 |
|
|
<td></td>
|
814 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
815 |
|
|
</tr>
|
816 |
|
|
<code> [Always Construct]</code></td>
|
817 |
|
|
</tr>
|
818 |
|
|
</table>
|
819 |
|
|
</div>
|
820 |
|
|
<div class="memdoc">
|
821 |
|
|
|
822 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01784">1784</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
823 |
|
|
<div class="fragment"><pre class="fragment">
|
824 |
|
|
<a name="l01784"></a>01784 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
825 |
|
|
<a name="l01785"></a>01785 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <a class="code" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a> <= <span class="vhdllogic">3'b000</span>;
|
826 |
|
|
<a name="l01786"></a>01786 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#adb643217cd5c1c12778c817517169870">ea_mod_control</a> == <a class="code" href="ao68000_8v.html#a0c094175d5b6718611708b08af5e6342">`EA_MOD_IR_5_3</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a> <= <span class="vhdlchar">ir</span>[<span class="vhdllogic">5</span>:<span class="vhdllogic">3</span>];
|
827 |
|
|
<a name="l01787"></a>01787 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#adb643217cd5c1c12778c817517169870">ea_mod_control</a> == <a class="code" href="ao68000_8v.html#a45b520ba3dd813510ddca0ebe0a652f4">`EA_MOD_MOVEM_MOD_5_3</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a> <= <span class="vhdlchar">movem_modreg</span>[<span class="vhdllogic">5</span>:<span class="vhdllogic">3</span>];
|
828 |
|
|
<a name="l01788"></a>01788 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#adb643217cd5c1c12778c817517169870">ea_mod_control</a> == <a class="code" href="ao68000_8v.html#a46d304e545e3f136f9bc7fe83ffe61df">`EA_MOD_IR_8_6</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a> <= <span class="vhdlchar">ir</span>[<span class="vhdllogic">8</span>:<span class="vhdllogic">6</span>];
|
829 |
|
|
<a name="l01789"></a>01789 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#adb643217cd5c1c12778c817517169870">ea_mod_control</a> == <a class="code" href="ao68000_8v.html#a2e15ad20aa0f28ef9042982260a21316">`EA_MOD_PREDEC</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a> <= <span class="vhdllogic">3'b100</span>;
|
830 |
|
|
<a name="l01790"></a>01790 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#adb643217cd5c1c12778c817517169870">ea_mod_control</a> == <a class="code" href="ao68000_8v.html#ae4ecbd320f11539d132c8e6aa3fdcb5c">`EA_MOD_3b111</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a> <= <span class="vhdllogic">3'b111</span>;
|
831 |
|
|
<a name="l01791"></a>01791 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#adb643217cd5c1c12778c817517169870">ea_mod_control</a> == <a class="code" href="ao68000_8v.html#aee18d2c3a30bdec23a7de0889deb0d94">`EA_MOD_DN_PREDEC</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a> <= (<span class="vhdlchar">ir</span>[<span class="vhdllogic">3</span>] == <span class="vhdllogic">1'b0</span>) ? <span class="keyword">/* Dn **/</span> <span class="vhdllogic">3'b000</span> : <span class="keyword">/* -(An) **/</span> <span class="vhdllogic">3'b100</span>;
|
832 |
|
|
<a name="l01792"></a>01792 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#adb643217cd5c1c12778c817517169870">ea_mod_control</a> == <a class="code" href="ao68000_8v.html#ac190b9646213ddb87ec06a5858d479b3">`EA_MOD_DN_AN_EXG</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a> <= (<span class="vhdlchar">ir</span>[<span class="vhdllogic">7</span>:<span class="vhdllogic">3</span>] == <span class="vhdllogic">5'b01000</span> || <span class="vhdlchar">ir</span>[<span class="vhdllogic">7</span>:<span class="vhdllogic">3</span>] == <span class="vhdllogic">5'b10001</span>) ? <span class="keyword">/* Dn **/</span> <span class="vhdllogic">3'b000</span> : <span class="keyword">/* An **/</span> <span class="vhdllogic">3'b001</span>;
|
833 |
|
|
<a name="l01793"></a>01793 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#adb643217cd5c1c12778c817517169870">ea_mod_control</a> == <a class="code" href="ao68000_8v.html#a51a36024571aca1d7d7c7fa928956589">`EA_MOD_POSTINC</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a> <= <span class="vhdllogic">3'b011</span>;
|
834 |
|
|
<a name="l01794"></a>01794 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#adb643217cd5c1c12778c817517169870">ea_mod_control</a> == <a class="code" href="ao68000_8v.html#a7a6ccf87a21e66605e4672e95a6578e4">`EA_MOD_AN</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a> <= <span class="vhdllogic">3'b001</span>;
|
835 |
|
|
<a name="l01795"></a>01795 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#adb643217cd5c1c12778c817517169870">ea_mod_control</a> == <a class="code" href="ao68000_8v.html#a8a000a242ea6cc51ac97ec35753faf7b">`EA_MOD_DN</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a> <= <span class="vhdllogic">3'b000</span>;
|
836 |
|
|
<a name="l01796"></a>01796 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#adb643217cd5c1c12778c817517169870">ea_mod_control</a> == <a class="code" href="ao68000_8v.html#a88ded717145b6f89a3cd3416577225f0">`EA_MOD_INDIRECTOFFSET</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a> <= <span class="vhdllogic">3'b101</span>;
|
837 |
|
|
<a name="l01797"></a>01797 <span class="vhdlkeyword">end</span>
|
838 |
|
|
</pre></div>
|
839 |
|
|
</div>
|
840 |
|
|
</div>
|
841 |
|
|
<a class="anchor" id="aa536be1ed88148e7c828c0183e8a0757"></a><!-- doxytag: member="registers::ALWAYS_6" ref="aa536be1ed88148e7c828c0183e8a0757" args="clock, reset_n" -->
|
842 |
|
|
<div class="memitem">
|
843 |
|
|
<div class="memproto">
|
844 |
|
|
<table class="memname">
|
845 |
|
|
<tr>
|
846 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_6 <td></td>
|
847 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
848 |
|
|
</tr>
|
849 |
|
|
<tr>
|
850 |
|
|
<td class="paramkey"></td>
|
851 |
|
|
<td></td>
|
852 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
853 |
|
|
</tr>
|
854 |
|
|
<code> [Always Construct]</code></td>
|
855 |
|
|
</tr>
|
856 |
|
|
</table>
|
857 |
|
|
</div>
|
858 |
|
|
<div class="memdoc">
|
859 |
|
|
|
860 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01799">1799</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
861 |
|
|
<div class="fragment"><pre class="fragment">
|
862 |
|
|
<a name="l01799"></a>01799 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
863 |
|
|
<a name="l01800"></a>01800 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <a class="code" href="classregisters.html#a52779583c8408fe4851b89388460075e">ea_type</a> <= <a class="code" href="ao68000_8v.html#a30b69aee8fb5af4ab38fc9f0d92a28d3">`EA_TYPE_IDLE</a><span class="vhdlchar"></span>;
|
864 |
|
|
<a name="l01801"></a>01801 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#a605a7dfaae3581fad653d542840f8179">ea_type_control</a> == <a class="code" href="ao68000_8v.html#a6f693ee79161bffa99f05d9f5b89a2d0">`EA_TYPE_ALL</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#a52779583c8408fe4851b89388460075e">ea_type</a> <= <a class="code" href="ao68000_8v.html#a6f693ee79161bffa99f05d9f5b89a2d0">`EA_TYPE_ALL</a><span class="vhdlchar"></span>;
|
865 |
|
|
<a name="l01802"></a>01802 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#a605a7dfaae3581fad653d542840f8179">ea_type_control</a> == <a class="code" href="ao68000_8v.html#a925f0004ba49b82dbdf7c4ae969ba6ed">`EA_TYPE_CONTROL_POSTINC</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#a52779583c8408fe4851b89388460075e">ea_type</a> <= <a class="code" href="ao68000_8v.html#a925f0004ba49b82dbdf7c4ae969ba6ed">`EA_TYPE_CONTROL_POSTINC</a><span class="vhdlchar"></span>;
|
866 |
|
|
<a name="l01803"></a>01803 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#a605a7dfaae3581fad653d542840f8179">ea_type_control</a> == <a class="code" href="ao68000_8v.html#a41499eaa1b7aa62f455a07e5435d754a">`EA_TYPE_CONTROLALTER_PREDEC</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#a52779583c8408fe4851b89388460075e">ea_type</a> <= <a class="code" href="ao68000_8v.html#a41499eaa1b7aa62f455a07e5435d754a">`EA_TYPE_CONTROLALTER_PREDEC</a><span class="vhdlchar"></span>;
|
867 |
|
|
<a name="l01804"></a>01804 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#a605a7dfaae3581fad653d542840f8179">ea_type_control</a> == <a class="code" href="ao68000_8v.html#ae2c794f81236993a23138cbf3f7eda44">`EA_TYPE_CONTROL</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#a52779583c8408fe4851b89388460075e">ea_type</a> <= <a class="code" href="ao68000_8v.html#ae2c794f81236993a23138cbf3f7eda44">`EA_TYPE_CONTROL</a><span class="vhdlchar"></span>;
|
868 |
|
|
<a name="l01805"></a>01805 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#a605a7dfaae3581fad653d542840f8179">ea_type_control</a> == <a class="code" href="ao68000_8v.html#a17a8a468ddfc3bdb178081a368f4dd6c">`EA_TYPE_DATAALTER</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#a52779583c8408fe4851b89388460075e">ea_type</a> <= <a class="code" href="ao68000_8v.html#a17a8a468ddfc3bdb178081a368f4dd6c">`EA_TYPE_DATAALTER</a><span class="vhdlchar"></span>;
|
869 |
|
|
<a name="l01806"></a>01806 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#a605a7dfaae3581fad653d542840f8179">ea_type_control</a> == <a class="code" href="ao68000_8v.html#a8e7bc745d4def25f5a995a6955dbdb4b">`EA_TYPE_DN_AN</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#a52779583c8408fe4851b89388460075e">ea_type</a> <= <a class="code" href="ao68000_8v.html#a8e7bc745d4def25f5a995a6955dbdb4b">`EA_TYPE_DN_AN</a><span class="vhdlchar"></span>;
|
870 |
|
|
<a name="l01807"></a>01807 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#a605a7dfaae3581fad653d542840f8179">ea_type_control</a> == <a class="code" href="ao68000_8v.html#a653530f090b85ba7bcd93912b8834412">`EA_TYPE_MEMORYALTER</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#a52779583c8408fe4851b89388460075e">ea_type</a> <= <a class="code" href="ao68000_8v.html#a653530f090b85ba7bcd93912b8834412">`EA_TYPE_MEMORYALTER</a><span class="vhdlchar"></span>;
|
871 |
|
|
<a name="l01808"></a>01808 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#a605a7dfaae3581fad653d542840f8179">ea_type_control</a> == <a class="code" href="ao68000_8v.html#a1b85de8c778c471fdc569b4ef5f3bc60">`EA_TYPE_DATA</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#a52779583c8408fe4851b89388460075e">ea_type</a> <= <a class="code" href="ao68000_8v.html#a1b85de8c778c471fdc569b4ef5f3bc60">`EA_TYPE_DATA</a><span class="vhdlchar"></span>;
|
872 |
|
|
<a name="l01809"></a>01809 <span class="vhdlkeyword">end</span>
|
873 |
|
|
</pre></div>
|
874 |
|
|
</div>
|
875 |
|
|
</div>
|
876 |
|
|
<a class="anchor" id="a8fa9503b229756474eafc4b087aa6511"></a><!-- doxytag: member="registers::ALWAYS_7" ref="a8fa9503b229756474eafc4b087aa6511" args="clock, reset_n" -->
|
877 |
|
|
<div class="memitem">
|
878 |
|
|
<div class="memproto">
|
879 |
|
|
<table class="memname">
|
880 |
|
|
<tr>
|
881 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_7 <td></td>
|
882 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
883 |
|
|
</tr>
|
884 |
|
|
<tr>
|
885 |
|
|
<td class="paramkey"></td>
|
886 |
|
|
<td></td>
|
887 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
888 |
|
|
</tr>
|
889 |
|
|
<code> [Always Construct]</code></td>
|
890 |
|
|
</tr>
|
891 |
|
|
</table>
|
892 |
|
|
</div>
|
893 |
|
|
<div class="memdoc">
|
894 |
|
|
|
895 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01811">1811</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
896 |
|
|
<div class="fragment"><pre class="fragment">
|
897 |
|
|
<a name="l01811"></a>01811 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
898 |
|
|
<a name="l01812"></a>01812 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <= <span class="vhdllogic">32'hFFFFFFFF</span>;
|
899 |
|
|
<a name="l01813"></a>01813 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#a29e287eda5813f253f9f1cd527021533">`OP1_FROM_OP2</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <= <span class="vhdlchar">operand2</span>;
|
900 |
|
|
<a name="l01814"></a>01814 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#ab601cf0d52e5fe6ae155ab8084b236e1">`OP1_FROM_ADDRESS</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <= <span class="vhdlchar">address</span>;
|
901 |
|
|
<a name="l01815"></a>01815 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#aec7f41507eab6c659f5d544c942b441e">`OP1_FROM_DATA</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <=
|
902 |
|
|
<a name="l01816"></a>01816 (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b00</span>) ? { {<span class="vhdllogic">24</span>{<a class="code" href="classregisters.html#a2cb59f4dc4f24c41cfef0a6b8b436329">data_read</a>[<span class="vhdllogic">7</span>]}}, <a class="code" href="classregisters.html#a2cb59f4dc4f24c41cfef0a6b8b436329">data_read</a>[<span class="vhdllogic">7</span>:<span class="vhdllogic">0</span>] } :
|
903 |
|
|
<a name="l01817"></a>01817 (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b01</span>) ? { {<span class="vhdllogic">16</span>{<a class="code" href="classregisters.html#a2cb59f4dc4f24c41cfef0a6b8b436329">data_read</a>[<span class="vhdllogic">15</span>]}}, <a class="code" href="classregisters.html#a2cb59f4dc4f24c41cfef0a6b8b436329">data_read</a>[<span class="vhdllogic">15</span>:<span class="vhdllogic">0</span>] } :
|
904 |
|
|
<a name="l01818"></a>01818 <a class="code" href="classregisters.html#a2cb59f4dc4f24c41cfef0a6b8b436329">data_read</a>[<span class="vhdllogic">31</span>:<span class="vhdllogic">0</span>];
|
905 |
|
|
<a name="l01819"></a>01819 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#abc0874c9141535c9c6a071653810c8fc">`OP1_FROM_IMMEDIATE</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <=
|
906 |
|
|
<a name="l01820"></a>01820 (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b00</span>) ? { {<span class="vhdllogic">24</span>{<a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">71</span>]}}, <a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">71</span>:<span class="vhdllogic">64</span>] } :
|
907 |
|
|
<a name="l01821"></a>01821 (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b01</span>) ? { {<span class="vhdllogic">16</span>{<a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">79</span>]}}, <a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">79</span>:<span class="vhdllogic">64</span>] } :
|
908 |
|
|
<a name="l01822"></a>01822 <a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">79</span>:<span class="vhdllogic">48</span>];
|
909 |
|
|
<a name="l01823"></a>01823 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#a2adbf20e4776f4f5449563560fcfea3e">`OP1_FROM_RESULT</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <= <a class="code" href="classregisters.html#af76c7058bd2ba77c8a9cd4074b4d92fe">result</a>;
|
910 |
|
|
<a name="l01824"></a>01824 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#ac2bd7be96e464a7a06affeb71024f266">`OP1_MOVEQ</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <= { {<span class="vhdllogic">24</span>{<span class="vhdlchar">ir</span>[<span class="vhdllogic">7</span>]}}, <span class="vhdlchar">ir</span>[<span class="vhdllogic">7</span>:<span class="vhdllogic">0</span>] };
|
911 |
|
|
<a name="l01825"></a>01825 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#aade66d4090f1aea9ed568a4e17ff1eae">`OP1_FROM_PC</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <= <a class="code" href="classregisters.html#a2361369758b9b470379b176d5016e643">pc_valid</a>;
|
912 |
|
|
<a name="l01826"></a>01826 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#a4db6f8d952dd7d7cfffeb0de4ad4a08b">`OP1_LOAD_ZEROS</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <= <span class="vhdllogic">32'b0</span>;
|
913 |
|
|
<a name="l01827"></a>01827 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#ae8489ec12e458975d614347191ba2004">`OP1_LOAD_ONES</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <= <span class="vhdllogic">32'hFFFFFFFF</span>;
|
914 |
|
|
<a name="l01828"></a>01828 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#a9e1d49d77f5b144fff6cc8c0c021e5d2">`OP1_FROM_SR</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <= { <span class="vhdllogic">16'b0</span>, <a class="code" href="classregisters.html#a04468801b885f038c92b0ee50333211b">sr</a>[<span class="vhdllogic">15</span>], <span class="vhdllogic">1'b0</span>, <a class="code" href="classregisters.html#a04468801b885f038c92b0ee50333211b">sr</a>[<span class="vhdllogic">13</span>], <span class="vhdllogic">2'b0</span>, <a class="code" href="classregisters.html#a04468801b885f038c92b0ee50333211b">sr</a>[<span class="vhdllogic">10</span>:<span class="vhdllogic">8</span>], <span class="vhdllogic">3'b0</span>, <a class="code" href="classregisters.html#a04468801b885f038c92b0ee50333211b">sr</a>[<span class="vhdllogic">4</span>:<span class="vhdllogic">0</span>] };
|
915 |
|
|
<a name="l01829"></a>01829 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#a1a44c33265ec779ad10e437621cda43b">`OP1_FROM_USP</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <= <a class="code" href="classregisters.html#acea50ba3529b797915b627a4fa6c56a2">usp</a>;
|
916 |
|
|
<a name="l01830"></a>01830 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#a4900ac90de9fd53eaeb1acddf51a9008">`OP1_FROM_AN</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <=
|
917 |
|
|
<a name="l01831"></a>01831 (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b01</span>) ? { {<span class="vhdllogic">16</span>{<a class="code" href="classregisters.html#aa34fa55df606bcec8511663b60a93d42">An_output</a>[<span class="vhdllogic">15</span>]}}, <a class="code" href="classregisters.html#aa34fa55df606bcec8511663b60a93d42">An_output</a>[<span class="vhdllogic">15</span>:<span class="vhdllogic">0</span>] } :
|
918 |
|
|
<a name="l01832"></a>01832 <a class="code" href="classregisters.html#aa34fa55df606bcec8511663b60a93d42">An_output</a>[<span class="vhdllogic">31</span>:<span class="vhdllogic">0</span>];
|
919 |
|
|
<a name="l01833"></a>01833 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#a3aa722db3503e9370be36b3d409f3e17">`OP1_FROM_DN</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <=
|
920 |
|
|
<a name="l01834"></a>01834 (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b00</span>) ? { {<span class="vhdllogic">24</span>{<a class="code" href="classregisters.html#a42abaa23fdc05dbcc1504ebeb5bb4781">Dn_output</a>[<span class="vhdllogic">7</span>]}}, <a class="code" href="classregisters.html#a42abaa23fdc05dbcc1504ebeb5bb4781">Dn_output</a>[<span class="vhdllogic">7</span>:<span class="vhdllogic">0</span>] } :
|
921 |
|
|
<a name="l01835"></a>01835 (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b01</span>) ? { {<span class="vhdllogic">16</span>{<a class="code" href="classregisters.html#a42abaa23fdc05dbcc1504ebeb5bb4781">Dn_output</a>[<span class="vhdllogic">15</span>]}}, <a class="code" href="classregisters.html#a42abaa23fdc05dbcc1504ebeb5bb4781">Dn_output</a>[<span class="vhdllogic">15</span>:<span class="vhdllogic">0</span>] } :
|
922 |
|
|
<a name="l01836"></a>01836 <a class="code" href="classregisters.html#a42abaa23fdc05dbcc1504ebeb5bb4781">Dn_output</a>[<span class="vhdllogic">31</span>:<span class="vhdllogic">0</span>];
|
923 |
|
|
<a name="l01837"></a>01837 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#a083db35259f035ab10f606d2c7dd82c6">`OP1_FROM_IR</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <= { <span class="vhdllogic">16'b0</span>, <span class="vhdlchar">ir</span>[<span class="vhdllogic">15</span>:<span class="vhdllogic">0</span>] };
|
924 |
|
|
<a name="l01838"></a>01838 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand1_control</span> == <a class="code" href="ao68000_8v.html#a707f0ca7fa1a08446ba113ede9d5d8a4">`OP1_FROM_FAULT_ADDRESS</a><span class="vhdlchar"></span>) <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a> <= <a class="code" href="classregisters.html#a9a6c98f3a53d7a53b5a2ed205a5789c8">fault_address_state</a>;
|
925 |
|
|
<a name="l01839"></a>01839 <span class="vhdlkeyword">end</span>
|
926 |
|
|
</pre></div>
|
927 |
|
|
</div>
|
928 |
|
|
</div>
|
929 |
|
|
<a class="anchor" id="ae6143c84411ad159cbe1662f3909e726"></a><!-- doxytag: member="registers::ALWAYS_8" ref="ae6143c84411ad159cbe1662f3909e726" args="clock, reset_n" -->
|
930 |
|
|
<div class="memitem">
|
931 |
|
|
<div class="memproto">
|
932 |
|
|
<table class="memname">
|
933 |
|
|
<tr>
|
934 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_8 <td></td>
|
935 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
936 |
|
|
</tr>
|
937 |
|
|
<tr>
|
938 |
|
|
<td class="paramkey"></td>
|
939 |
|
|
<td></td>
|
940 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
941 |
|
|
</tr>
|
942 |
|
|
<code> [Always Construct]</code></td>
|
943 |
|
|
</tr>
|
944 |
|
|
</table>
|
945 |
|
|
</div>
|
946 |
|
|
<div class="memdoc">
|
947 |
|
|
|
948 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01841">1841</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
949 |
|
|
<div class="fragment"><pre class="fragment">
|
950 |
|
|
<a name="l01841"></a>01841 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
951 |
|
|
<a name="l01842"></a>01842 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">operand2</span> <= <span class="vhdllogic">32'hFFFFFFFF</span>;
|
952 |
|
|
<a name="l01843"></a>01843 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand2_control</span> == <a class="code" href="ao68000_8v.html#a092ca695ecfa2de9e4d4a27bbd89d40f">`OP2_FROM_OP1</a><span class="vhdlchar"></span>) <span class="vhdlchar">operand2</span> <= <a class="code" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a>;
|
953 |
|
|
<a name="l01844"></a>01844 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand2_control</span> == <a class="code" href="ao68000_8v.html#a5c2c8ed577b6ab91a5ae3861643575e7">`OP2_LOAD_1</a><span class="vhdlchar"></span>) <span class="vhdlchar">operand2</span> <= <span class="vhdllogic">32'd1</span>;
|
954 |
|
|
<a name="l01845"></a>01845 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand2_control</span> == <a class="code" href="ao68000_8v.html#a7c904b70c2347aaee330105f74a69fc1">`OP2_LOAD_COUNT</a><span class="vhdlchar"></span>) <span class="vhdlchar">operand2</span> <=
|
955 |
|
|
<a name="l01846"></a>01846 (<span class="vhdlchar">ir</span>[<span class="vhdllogic">5</span>] == <span class="vhdllogic">1'b0</span>) ? ( (<span class="vhdlchar">ir</span>[<span class="vhdllogic">11</span>:<span class="vhdllogic">9</span>] == <span class="vhdllogic">3'b000</span>) ? <span class="vhdllogic">32'b1000</span> : { <span class="vhdllogic">29'b0</span>, <span class="vhdlchar">ir</span>[<span class="vhdllogic">11</span>:<span class="vhdllogic">9</span>] } ) :
|
956 |
|
|
<a name="l01847"></a>01847 { <span class="vhdllogic">26'b0</span>, <span class="vhdlchar">operand2</span>[<span class="vhdllogic">5</span>:<span class="vhdllogic">0</span>] };
|
957 |
|
|
<a name="l01848"></a>01848 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand2_control</span> == <a class="code" href="ao68000_8v.html#aacec01f4da467eb6785c611710c1219d">`OP2_ADDQ_SUBQ</a><span class="vhdlchar"></span>) <span class="vhdlchar">operand2</span> <= (<span class="vhdlchar">ir</span>[<span class="vhdllogic">11</span>:<span class="vhdllogic">9</span>] == <span class="vhdllogic">3'b000</span>) ? <span class="vhdllogic">32'b1000</span> : { <span class="vhdllogic">29'b0</span>, <span class="vhdlchar">ir</span>[<span class="vhdllogic">11</span>:<span class="vhdllogic">9</span>] };
|
958 |
|
|
<a name="l01849"></a>01849 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand2_control</span> == <a class="code" href="ao68000_8v.html#ad8cdca7f0cbac16e09b4e1a1e3ab4f11">`OP2_MOVE_OFFSET</a><span class="vhdlchar"></span>) <span class="vhdlchar">operand2</span> <= (<span class="vhdlchar">ir</span>[<span class="vhdllogic">7</span>:<span class="vhdllogic">0</span>] == <span class="vhdllogic">8'b0</span>) ? <span class="vhdlchar">operand2</span>[<span class="vhdllogic">31</span>:<span class="vhdllogic">0</span>] : { {<span class="vhdllogic">24</span>{<span class="vhdlchar">ir</span>[<span class="vhdllogic">7</span>]}}, <span class="vhdlchar">ir</span>[<span class="vhdllogic">7</span>:<span class="vhdllogic">0</span>] };
|
959 |
|
|
<a name="l01850"></a>01850 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand2_control</span> == <a class="code" href="ao68000_8v.html#a041be53a35bc1a415713d34c839c81c5">`OP2_MOVE_ADDRESS_BUS_INFO</a><span class="vhdlchar"></span>) <span class="vhdlchar">operand2</span> <= { <span class="vhdllogic">16'b0</span>, <span class="vhdllogic">11'b0</span>, <a class="code" href="classregisters.html#a0d605330d046bd582018fdd2f95ccf5d">rw_state</a>, <span class="vhdlchar">instruction_flag</span>, <a class="code" href="classregisters.html#ab5950a77edc9f30acfdcbb2793ea3abe">fc_state</a>};
|
960 |
|
|
<a name="l01851"></a>01851 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">operand2_control</span> == <a class="code" href="ao68000_8v.html#a81d303d3fcf43bd2ed3b99072571f816">`OP2_DECR_BY_1</a><span class="vhdlchar"></span>) <span class="vhdlchar">operand2</span> <= <span class="vhdlchar">operand2</span> - <span class="vhdllogic">32'b1</span>;
|
961 |
|
|
<a name="l01852"></a>01852 <span class="vhdlkeyword">end</span>
|
962 |
|
|
</pre></div>
|
963 |
|
|
</div>
|
964 |
|
|
</div>
|
965 |
|
|
<a class="anchor" id="ae04888e60d745f9f64ca5c52d0969adb"></a><!-- doxytag: member="registers::ALWAYS_9" ref="ae04888e60d745f9f64ca5c52d0969adb" args="clock, reset_n" -->
|
966 |
|
|
<div class="memitem">
|
967 |
|
|
<div class="memproto">
|
968 |
|
|
<table class="memname">
|
969 |
|
|
<tr>
|
970 |
|
|
<td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_9 <td></td>
|
971 |
|
|
<td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> , </td>
|
972 |
|
|
</tr>
|
973 |
|
|
<tr>
|
974 |
|
|
<td class="paramkey"></td>
|
975 |
|
|
<td></td>
|
976 |
|
|
<td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></b> <span class="vhdlchar"> </span></b> <em><span class="vhdlkeyword"></span></em> ) </td>
|
977 |
|
|
</tr>
|
978 |
|
|
<code> [Always Construct]</code></td>
|
979 |
|
|
</tr>
|
980 |
|
|
</table>
|
981 |
|
|
</div>
|
982 |
|
|
<div class="memdoc">
|
983 |
|
|
|
984 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01854">1854</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
985 |
|
|
<div class="fragment"><pre class="fragment">
|
986 |
|
|
<a name="l01854"></a>01854 <span class="vhdlkeyword">always</span> @(<span class="vhdlkeyword">posedge</span> <a class="code" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a> <span class="vhdlkeyword">or</span> <span class="vhdlkeyword">negedge</span> <a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a>) <span class="vhdlkeyword">begin</span>
|
987 |
|
|
<a name="l01855"></a>01855 <span class="vhdlkeyword">if</span>(<a class="code" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a> == <span class="vhdllogic">1'b0</span>) <span class="vhdlchar">address</span> <= <span class="vhdllogic">32'b0</span>;
|
988 |
|
|
<a name="l01856"></a>01856 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">address_control</span> == <a class="code" href="ao68000_8v.html#a864e0b06304816dec2d4658503d97495">`ADDRESS_INCR_BY_SIZE</a><span class="vhdlchar"></span>) <span class="vhdlchar">address</span> <=
|
989 |
|
|
<a name="l01857"></a>01857 (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b00</span> && <a class="code" href="classregisters.html#a0d84a593d99e7a218cccfd4c155f79ac">ea_reg</a> != <span class="vhdllogic">3'b111</span>) ? <span class="vhdlchar">address</span> + <span class="vhdllogic">32'd1</span> :
|
990 |
|
|
<a name="l01858"></a>01858 (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b01</span> || (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b00</span> && <a class="code" href="classregisters.html#a0d84a593d99e7a218cccfd4c155f79ac">ea_reg</a> == <span class="vhdllogic">3'b111</span>)) ? <span class="vhdlchar">address</span> + <span class="vhdllogic">32'd2</span> :
|
991 |
|
|
<a name="l01859"></a>01859 (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b10</span>) ? <span class="vhdlchar">address</span> + <span class="vhdllogic">32'd4</span> :
|
992 |
|
|
<a name="l01860"></a>01860 <span class="vhdlchar">address</span>;
|
993 |
|
|
<a name="l01861"></a>01861 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">address_control</span> == <a class="code" href="ao68000_8v.html#aa479827c57933eb9ff03788bbe9d6e3a">`ADDRESS_DECR_BY_SIZE</a><span class="vhdlchar"></span>) <span class="vhdlchar">address</span> <=
|
994 |
|
|
<a name="l01862"></a>01862 (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b00</span> && <a class="code" href="classregisters.html#a0d84a593d99e7a218cccfd4c155f79ac">ea_reg</a> != <span class="vhdllogic">3'b111</span>) ? <span class="vhdlchar">address</span> - <span class="vhdllogic">32'd1</span> :
|
995 |
|
|
<a name="l01863"></a>01863 (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b01</span> || (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b00</span> && <a class="code" href="classregisters.html#a0d84a593d99e7a218cccfd4c155f79ac">ea_reg</a> == <span class="vhdllogic">3'b111</span>)) ? <span class="vhdlchar">address</span> - <span class="vhdllogic">32'd2</span> :
|
996 |
|
|
<a name="l01864"></a>01864 (<span class="vhdlchar">size</span> == <span class="vhdllogic">2'b10</span>) ? <span class="vhdlchar">address</span> - <span class="vhdllogic">32'd4</span> :
|
997 |
|
|
<a name="l01865"></a>01865 <span class="vhdlchar">address</span>;
|
998 |
|
|
<a name="l01866"></a>01866 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">address_control</span> == <a class="code" href="ao68000_8v.html#ac4044068e496c3393c6336b72873a958">`ADDRESS_INCR_BY_2</a><span class="vhdlchar"></span>) <span class="vhdlchar">address</span> <= <span class="vhdlchar">address</span> + <span class="vhdllogic">32'd2</span>;
|
999 |
|
|
<a name="l01867"></a>01867 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">address_control</span> == <a class="code" href="ao68000_8v.html#afc15ad5da6b4afd71eb879476c603fe3">`ADDRESS_FROM_AN_OUTPUT</a><span class="vhdlchar"></span>) <span class="vhdlchar">address</span> <= <a class="code" href="classregisters.html#aa34fa55df606bcec8511663b60a93d42">An_output</a>;
|
1000 |
|
|
<a name="l01868"></a>01868 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">address_control</span> == <a class="code" href="ao68000_8v.html#ac1143ff5a059fc5609c9419fcd402ae1">`ADDRESS_FROM_BASE_INDEX_OFFSET</a><span class="vhdlchar"></span>) <span class="vhdlchar">address</span> <= <span class="vhdlchar">address</span> + <span class="vhdlchar">index</span> + <span class="vhdlchar">offset</span>;
|
1001 |
|
|
<a name="l01869"></a>01869 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">address_control</span> == <a class="code" href="ao68000_8v.html#aa6ba908e680fe87e46ac1cf014eed463">`ADDRESS_FROM_IMM_16</a><span class="vhdlchar"></span>) <span class="vhdlchar">address</span> <= { {<span class="vhdllogic">16</span>{<a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">79</span>]}}, <a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">79</span>:<span class="vhdllogic">64</span>] };
|
1002 |
|
|
<a name="l01870"></a>01870 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">address_control</span> == <a class="code" href="ao68000_8v.html#aa688332c940cad3a10561a5c9f74698a">`ADDRESS_FROM_IMM_32</a><span class="vhdlchar"></span>) <span class="vhdlchar">address</span> <= <a class="code" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a>[<span class="vhdllogic">79</span>:<span class="vhdllogic">48</span>];
|
1003 |
|
|
<a name="l01871"></a>01871 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">address_control</span> == <a class="code" href="ao68000_8v.html#aa7a6ef5c21bbbf8a3c5a0437bdda3c85">`ADDRESS_FROM_PC_INDEX_OFFSET</a><span class="vhdlchar"></span>) <span class="vhdlchar">address</span> <= <a class="code" href="classregisters.html#a2361369758b9b470379b176d5016e643">pc_valid</a> + <span class="vhdlchar">index</span> + <span class="vhdlchar">offset</span>;
|
1004 |
|
|
<a name="l01872"></a>01872 <span class="vhdlkeyword">else</span> <span class="vhdlkeyword">if</span>(<span class="vhdlchar">address_control</span> == <a class="code" href="ao68000_8v.html#a2a30a0ecfa48e96cc5be837e7db71cab">`ADDRESS_FROM_TRAP</a><span class="vhdlchar"></span>) <span class="vhdlchar">address</span> <= {<span class="vhdllogic">22'b0</span>, <span class="vhdlchar">trap</span>[<span class="vhdllogic">7</span>:<span class="vhdllogic">0</span>], <span class="vhdllogic">2'b0</span>};
|
1005 |
|
|
<a name="l01873"></a>01873 <span class="vhdlkeyword">end</span>
|
1006 |
|
|
</pre></div>
|
1007 |
|
|
</div>
|
1008 |
|
|
</div>
|
1009 |
|
|
<hr/><h2>Member Data Documentation</h2>
|
1010 |
|
|
<a class="anchor" id="a86e6add154e78cda2ca630b9a3f02785"></a><!-- doxytag: member="registers::clock" ref="a86e6add154e78cda2ca630b9a3f02785" args="" -->
|
1011 |
|
|
<div class="memitem">
|
1012 |
|
|
<div class="memproto">
|
1013 |
|
|
<table class="memname">
|
1014 |
|
|
<tr>
|
1015 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a86e6add154e78cda2ca630b9a3f02785">clock</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1016 |
|
|
</tr>
|
1017 |
|
|
</table>
|
1018 |
|
|
</div>
|
1019 |
|
|
<div class="memdoc">
|
1020 |
|
|
|
1021 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01618">1618</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1022 |
|
|
|
1023 |
|
|
</div>
|
1024 |
|
|
</div>
|
1025 |
|
|
<a class="anchor" id="aa7e3e671f86c0c22afaf6e5367645ea5"></a><!-- doxytag: member="registers::reset_n" ref="aa7e3e671f86c0c22afaf6e5367645ea5" args="" -->
|
1026 |
|
|
<div class="memitem">
|
1027 |
|
|
<div class="memproto">
|
1028 |
|
|
<table class="memname">
|
1029 |
|
|
<tr>
|
1030 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#aa7e3e671f86c0c22afaf6e5367645ea5">reset_n</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1031 |
|
|
</tr>
|
1032 |
|
|
</table>
|
1033 |
|
|
</div>
|
1034 |
|
|
<div class="memdoc">
|
1035 |
|
|
|
1036 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01619">1619</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1037 |
|
|
|
1038 |
|
|
</div>
|
1039 |
|
|
</div>
|
1040 |
|
|
<a class="anchor" id="a2cb59f4dc4f24c41cfef0a6b8b436329"></a><!-- doxytag: member="registers::data_read" ref="a2cb59f4dc4f24c41cfef0a6b8b436329" args="" -->
|
1041 |
|
|
<div class="memitem">
|
1042 |
|
|
<div class="memproto">
|
1043 |
|
|
<table class="memname">
|
1044 |
|
|
<tr>
|
1045 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a2cb59f4dc4f24c41cfef0a6b8b436329">data_read</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1046 |
|
|
</tr>
|
1047 |
|
|
</table>
|
1048 |
|
|
</div>
|
1049 |
|
|
<div class="memdoc">
|
1050 |
|
|
|
1051 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01621">1621</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1052 |
|
|
|
1053 |
|
|
</div>
|
1054 |
|
|
</div>
|
1055 |
|
|
<a class="anchor" id="ad6249f13200ddcb0ee46ffb7d78b64a4"></a><!-- doxytag: member="registers::prefetch_ir" ref="ad6249f13200ddcb0ee46ffb7d78b64a4" args="" -->
|
1056 |
|
|
<div class="memitem">
|
1057 |
|
|
<div class="memproto">
|
1058 |
|
|
<table class="memname">
|
1059 |
|
|
<tr>
|
1060 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#ad6249f13200ddcb0ee46ffb7d78b64a4">prefetch_ir</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">79</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1061 |
|
|
</tr>
|
1062 |
|
|
</table>
|
1063 |
|
|
</div>
|
1064 |
|
|
<div class="memdoc">
|
1065 |
|
|
|
1066 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01622">1622</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1067 |
|
|
|
1068 |
|
|
</div>
|
1069 |
|
|
</div>
|
1070 |
|
|
<a class="anchor" id="ab33d6467e15ac43533ec85ce0a415728"></a><!-- doxytag: member="registers::prefetch_ir_valid" ref="ab33d6467e15ac43533ec85ce0a415728" args="" -->
|
1071 |
|
|
<div class="memitem">
|
1072 |
|
|
<div class="memproto">
|
1073 |
|
|
<table class="memname">
|
1074 |
|
|
<tr>
|
1075 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#ab33d6467e15ac43533ec85ce0a415728">prefetch_ir_valid</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1076 |
|
|
</tr>
|
1077 |
|
|
</table>
|
1078 |
|
|
</div>
|
1079 |
|
|
<div class="memdoc">
|
1080 |
|
|
|
1081 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01623">1623</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1082 |
|
|
|
1083 |
|
|
</div>
|
1084 |
|
|
</div>
|
1085 |
|
|
<a class="anchor" id="af76c7058bd2ba77c8a9cd4074b4d92fe"></a><!-- doxytag: member="registers::result" ref="af76c7058bd2ba77c8a9cd4074b4d92fe" args="" -->
|
1086 |
|
|
<div class="memitem">
|
1087 |
|
|
<div class="memproto">
|
1088 |
|
|
<table class="memname">
|
1089 |
|
|
<tr>
|
1090 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#af76c7058bd2ba77c8a9cd4074b4d92fe">result</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1091 |
|
|
</tr>
|
1092 |
|
|
</table>
|
1093 |
|
|
</div>
|
1094 |
|
|
<div class="memdoc">
|
1095 |
|
|
|
1096 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01624">1624</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1097 |
|
|
|
1098 |
|
|
</div>
|
1099 |
|
|
</div>
|
1100 |
|
|
<a class="anchor" id="a04468801b885f038c92b0ee50333211b"></a><!-- doxytag: member="registers::sr" ref="a04468801b885f038c92b0ee50333211b" args="" -->
|
1101 |
|
|
<div class="memitem">
|
1102 |
|
|
<div class="memproto">
|
1103 |
|
|
<table class="memname">
|
1104 |
|
|
<tr>
|
1105 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a04468801b885f038c92b0ee50333211b">sr</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">15</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1106 |
|
|
</tr>
|
1107 |
|
|
</table>
|
1108 |
|
|
</div>
|
1109 |
|
|
<div class="memdoc">
|
1110 |
|
|
|
1111 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01625">1625</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1112 |
|
|
|
1113 |
|
|
</div>
|
1114 |
|
|
</div>
|
1115 |
|
|
<a class="anchor" id="a0d605330d046bd582018fdd2f95ccf5d"></a><!-- doxytag: member="registers::rw_state" ref="a0d605330d046bd582018fdd2f95ccf5d" args="" -->
|
1116 |
|
|
<div class="memitem">
|
1117 |
|
|
<div class="memproto">
|
1118 |
|
|
<table class="memname">
|
1119 |
|
|
<tr>
|
1120 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a0d605330d046bd582018fdd2f95ccf5d">rw_state</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1121 |
|
|
</tr>
|
1122 |
|
|
</table>
|
1123 |
|
|
</div>
|
1124 |
|
|
<div class="memdoc">
|
1125 |
|
|
|
1126 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01626">1626</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1127 |
|
|
|
1128 |
|
|
</div>
|
1129 |
|
|
</div>
|
1130 |
|
|
<a class="anchor" id="ab5950a77edc9f30acfdcbb2793ea3abe"></a><!-- doxytag: member="registers::fc_state" ref="ab5950a77edc9f30acfdcbb2793ea3abe" args="" -->
|
1131 |
|
|
<div class="memitem">
|
1132 |
|
|
<div class="memproto">
|
1133 |
|
|
<table class="memname">
|
1134 |
|
|
<tr>
|
1135 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#ab5950a77edc9f30acfdcbb2793ea3abe">fc_state</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1136 |
|
|
</tr>
|
1137 |
|
|
</table>
|
1138 |
|
|
</div>
|
1139 |
|
|
<div class="memdoc">
|
1140 |
|
|
|
1141 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01627">1627</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1142 |
|
|
|
1143 |
|
|
</div>
|
1144 |
|
|
</div>
|
1145 |
|
|
<a class="anchor" id="a9a6c98f3a53d7a53b5a2ed205a5789c8"></a><!-- doxytag: member="registers::fault_address_state" ref="a9a6c98f3a53d7a53b5a2ed205a5789c8" args="" -->
|
1146 |
|
|
<div class="memitem">
|
1147 |
|
|
<div class="memproto">
|
1148 |
|
|
<table class="memname">
|
1149 |
|
|
<tr>
|
1150 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a9a6c98f3a53d7a53b5a2ed205a5789c8">fault_address_state</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1151 |
|
|
</tr>
|
1152 |
|
|
</table>
|
1153 |
|
|
</div>
|
1154 |
|
|
<div class="memdoc">
|
1155 |
|
|
|
1156 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01628">1628</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1157 |
|
|
|
1158 |
|
|
</div>
|
1159 |
|
|
</div>
|
1160 |
|
|
<a class="anchor" id="a1fb6236fc07656a957a681e03343f6bd"></a><!-- doxytag: member="registers::interrupt_trap" ref="a1fb6236fc07656a957a681e03343f6bd" args="" -->
|
1161 |
|
|
<div class="memitem">
|
1162 |
|
|
<div class="memproto">
|
1163 |
|
|
<table class="memname">
|
1164 |
|
|
<tr>
|
1165 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a1fb6236fc07656a957a681e03343f6bd">interrupt_trap</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1166 |
|
|
</tr>
|
1167 |
|
|
</table>
|
1168 |
|
|
</div>
|
1169 |
|
|
<div class="memdoc">
|
1170 |
|
|
|
1171 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01629">1629</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1172 |
|
|
|
1173 |
|
|
</div>
|
1174 |
|
|
</div>
|
1175 |
|
|
<a class="anchor" id="a6b895ffcc69247ac0dcc58abacbc81f4"></a><!-- doxytag: member="registers::interrupt_mask" ref="a6b895ffcc69247ac0dcc58abacbc81f4" args="" -->
|
1176 |
|
|
<div class="memitem">
|
1177 |
|
|
<div class="memproto">
|
1178 |
|
|
<table class="memname">
|
1179 |
|
|
<tr>
|
1180 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a6b895ffcc69247ac0dcc58abacbc81f4">interrupt_mask</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1181 |
|
|
</tr>
|
1182 |
|
|
</table>
|
1183 |
|
|
</div>
|
1184 |
|
|
<div class="memdoc">
|
1185 |
|
|
|
1186 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01630">1630</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1187 |
|
|
|
1188 |
|
|
</div>
|
1189 |
|
|
</div>
|
1190 |
|
|
<a class="anchor" id="a5574f1d93aa235a8689460bc7296660c"></a><!-- doxytag: member="registers::decoder_trap" ref="a5574f1d93aa235a8689460bc7296660c" args="" -->
|
1191 |
|
|
<div class="memitem">
|
1192 |
|
|
<div class="memproto">
|
1193 |
|
|
<table class="memname">
|
1194 |
|
|
<tr>
|
1195 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a5574f1d93aa235a8689460bc7296660c">decoder_trap</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1196 |
|
|
</tr>
|
1197 |
|
|
</table>
|
1198 |
|
|
</div>
|
1199 |
|
|
<div class="memdoc">
|
1200 |
|
|
|
1201 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01631">1631</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1202 |
|
|
|
1203 |
|
|
</div>
|
1204 |
|
|
</div>
|
1205 |
|
|
<a class="anchor" id="acea50ba3529b797915b627a4fa6c56a2"></a><!-- doxytag: member="registers::usp" ref="acea50ba3529b797915b627a4fa6c56a2" args="" -->
|
1206 |
|
|
<div class="memitem">
|
1207 |
|
|
<div class="memproto">
|
1208 |
|
|
<table class="memname">
|
1209 |
|
|
<tr>
|
1210 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#acea50ba3529b797915b627a4fa6c56a2">usp</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1211 |
|
|
</tr>
|
1212 |
|
|
</table>
|
1213 |
|
|
</div>
|
1214 |
|
|
<div class="memdoc">
|
1215 |
|
|
|
1216 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01633">1633</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1217 |
|
|
|
1218 |
|
|
</div>
|
1219 |
|
|
</div>
|
1220 |
|
|
<a class="anchor" id="a42abaa23fdc05dbcc1504ebeb5bb4781"></a><!-- doxytag: member="registers::Dn_output" ref="a42abaa23fdc05dbcc1504ebeb5bb4781" args="" -->
|
1221 |
|
|
<div class="memitem">
|
1222 |
|
|
<div class="memproto">
|
1223 |
|
|
<table class="memname">
|
1224 |
|
|
<tr>
|
1225 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a42abaa23fdc05dbcc1504ebeb5bb4781">Dn_output</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1226 |
|
|
</tr>
|
1227 |
|
|
</table>
|
1228 |
|
|
</div>
|
1229 |
|
|
<div class="memdoc">
|
1230 |
|
|
|
1231 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01634">1634</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1232 |
|
|
|
1233 |
|
|
</div>
|
1234 |
|
|
</div>
|
1235 |
|
|
<a class="anchor" id="aa34fa55df606bcec8511663b60a93d42"></a><!-- doxytag: member="registers::An_output" ref="aa34fa55df606bcec8511663b60a93d42" args="" -->
|
1236 |
|
|
<div class="memitem">
|
1237 |
|
|
<div class="memproto">
|
1238 |
|
|
<table class="memname">
|
1239 |
|
|
<tr>
|
1240 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#aa34fa55df606bcec8511663b60a93d42">An_output</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1241 |
|
|
</tr>
|
1242 |
|
|
</table>
|
1243 |
|
|
</div>
|
1244 |
|
|
<div class="memdoc">
|
1245 |
|
|
|
1246 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01635">1635</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1247 |
|
|
|
1248 |
|
|
</div>
|
1249 |
|
|
</div>
|
1250 |
|
|
<a class="anchor" id="a7d153efb5ed7a175f896f7bb8d226e87"></a><!-- doxytag: member="registers::pc_change" ref="a7d153efb5ed7a175f896f7bb8d226e87" args="" -->
|
1251 |
|
|
<div class="memitem">
|
1252 |
|
|
<div class="memproto">
|
1253 |
|
|
<table class="memname">
|
1254 |
|
|
<tr>
|
1255 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a7d153efb5ed7a175f896f7bb8d226e87">pc_change</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">1</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
|
1256 |
|
|
</tr>
|
1257 |
|
|
</table>
|
1258 |
|
|
</div>
|
1259 |
|
|
<div class="memdoc">
|
1260 |
|
|
|
1261 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01637">1637</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1262 |
|
|
|
1263 |
|
|
</div>
|
1264 |
|
|
</div>
|
1265 |
|
|
<a class="anchor" id="a0d84a593d99e7a218cccfd4c155f79ac"></a><!-- doxytag: member="registers::ea_reg" ref="a0d84a593d99e7a218cccfd4c155f79ac" args="" -->
|
1266 |
|
|
<div class="memitem">
|
1267 |
|
|
<div class="memproto">
|
1268 |
|
|
<table class="memname">
|
1269 |
|
|
<tr>
|
1270 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a0d84a593d99e7a218cccfd4c155f79ac">ea_reg</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
|
1271 |
|
|
</tr>
|
1272 |
|
|
</table>
|
1273 |
|
|
</div>
|
1274 |
|
|
<div class="memdoc">
|
1275 |
|
|
|
1276 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01639">1639</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1277 |
|
|
|
1278 |
|
|
</div>
|
1279 |
|
|
</div>
|
1280 |
|
|
<a class="anchor" id="a7a66bee9bc95f92d2211d044b589b9b0"></a><!-- doxytag: member="registers::ea_reg_control" ref="a7a66bee9bc95f92d2211d044b589b9b0" args="" -->
|
1281 |
|
|
<div class="memitem">
|
1282 |
|
|
<div class="memproto">
|
1283 |
|
|
<table class="memname">
|
1284 |
|
|
<tr>
|
1285 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a7a66bee9bc95f92d2211d044b589b9b0">ea_reg_control</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1286 |
|
|
</tr>
|
1287 |
|
|
</table>
|
1288 |
|
|
</div>
|
1289 |
|
|
<div class="memdoc">
|
1290 |
|
|
|
1291 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01640">1640</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1292 |
|
|
|
1293 |
|
|
</div>
|
1294 |
|
|
</div>
|
1295 |
|
|
<a class="anchor" id="aa7b76c9c6e94ee3936dd30a568b3b662"></a><!-- doxytag: member="registers::ea_mod" ref="aa7b76c9c6e94ee3936dd30a568b3b662" args="" -->
|
1296 |
|
|
<div class="memitem">
|
1297 |
|
|
<div class="memproto">
|
1298 |
|
|
<table class="memname">
|
1299 |
|
|
<tr>
|
1300 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#aa7b76c9c6e94ee3936dd30a568b3b662">ea_mod</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">2</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
|
1301 |
|
|
</tr>
|
1302 |
|
|
</table>
|
1303 |
|
|
</div>
|
1304 |
|
|
<div class="memdoc">
|
1305 |
|
|
|
1306 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01642">1642</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1307 |
|
|
|
1308 |
|
|
</div>
|
1309 |
|
|
</div>
|
1310 |
|
|
<a class="anchor" id="adb643217cd5c1c12778c817517169870"></a><!-- doxytag: member="registers::ea_mod_control" ref="adb643217cd5c1c12778c817517169870" args="" -->
|
1311 |
|
|
<div class="memitem">
|
1312 |
|
|
<div class="memproto">
|
1313 |
|
|
<table class="memname">
|
1314 |
|
|
<tr>
|
1315 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#adb643217cd5c1c12778c817517169870">ea_mod_control</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1316 |
|
|
</tr>
|
1317 |
|
|
</table>
|
1318 |
|
|
</div>
|
1319 |
|
|
<div class="memdoc">
|
1320 |
|
|
|
1321 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01643">1643</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1322 |
|
|
|
1323 |
|
|
</div>
|
1324 |
|
|
</div>
|
1325 |
|
|
<a class="anchor" id="a52779583c8408fe4851b89388460075e"></a><!-- doxytag: member="registers::ea_type" ref="a52779583c8408fe4851b89388460075e" args="" -->
|
1326 |
|
|
<div class="memitem">
|
1327 |
|
|
<div class="memproto">
|
1328 |
|
|
<table class="memname">
|
1329 |
|
|
<tr>
|
1330 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a52779583c8408fe4851b89388460075e">ea_type</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
|
1331 |
|
|
</tr>
|
1332 |
|
|
</table>
|
1333 |
|
|
</div>
|
1334 |
|
|
<div class="memdoc">
|
1335 |
|
|
|
1336 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01645">1645</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1337 |
|
|
|
1338 |
|
|
</div>
|
1339 |
|
|
</div>
|
1340 |
|
|
<a class="anchor" id="a605a7dfaae3581fad653d542840f8179"></a><!-- doxytag: member="registers::ea_type_control" ref="a605a7dfaae3581fad653d542840f8179" args="" -->
|
1341 |
|
|
<div class="memitem">
|
1342 |
|
|
<div class="memproto">
|
1343 |
|
|
<table class="memname">
|
1344 |
|
|
<tr>
|
1345 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a605a7dfaae3581fad653d542840f8179">ea_type_control</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
|
1346 |
|
|
</tr>
|
1347 |
|
|
</table>
|
1348 |
|
|
</div>
|
1349 |
|
|
<div class="memdoc">
|
1350 |
|
|
|
1351 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01646">1646</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1352 |
|
|
|
1353 |
|
|
</div>
|
1354 |
|
|
</div>
|
1355 |
|
|
<a class="anchor" id="abf39846130c479ff8420af6b25932497"></a><!-- doxytag: member="registers::operand1" ref="abf39846130c479ff8420af6b25932497" args="" -->
|
1356 |
|
|
<div class="memitem">
|
1357 |
|
|
<div class="memproto">
|
1358 |
|
|
<table class="memname">
|
1359 |
|
|
<tr>
|
1360 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#abf39846130c479ff8420af6b25932497">operand1</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
|
1361 |
|
|
</tr>
|
1362 |
|
|
</table>
|
1363 |
|
|
</div>
|
1364 |
|
|
<div class="memdoc">
|
1365 |
|
|
|
1366 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01649">1649</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1367 |
|
|
|
1368 |
|
|
</div>
|
1369 |
|
|
</div>
|
1370 |
|
|
<a class="anchor" id="a2361369758b9b470379b176d5016e643"></a><!-- doxytag: member="registers::pc_valid" ref="a2361369758b9b470379b176d5016e643" args="reg[31:0]" -->
|
1371 |
|
|
<div class="memitem">
|
1372 |
|
|
<div class="memproto">
|
1373 |
|
|
<table class="memname">
|
1374 |
|
|
<tr>
|
1375 |
|
|
<td class="memname"><span class="stringliteral"><a class="el" href="classregisters.html#a2361369758b9b470379b176d5016e643">pc_valid</a></span> <b><span class="vhdlchar"> </span></b> <code> [reg[31:0]]</code></td>
|
1376 |
|
|
</tr>
|
1377 |
|
|
</table>
|
1378 |
|
|
</div>
|
1379 |
|
|
<div class="memdoc">
|
1380 |
|
|
|
1381 |
|
|
<p>Definition at line <a class="el" href="ao68000_8v_source.html#l01731">1731</a> of file <a class="el" href="ao68000_8v_source.html">ao68000.v</a>.</p>
|
1382 |
|
|
|
1383 |
|
|
</div>
|
1384 |
|
|
</div>
|
1385 |
|
|
<hr/>The documentation for this class was generated from the following file:<ul>
|
1386 |
|
|
<li><a class="el" href="ao68000_8v_source.html">ao68000.v</a></li>
|
1387 |
|
|
</ul>
|
1388 |
|
|
</div>
|
1389 |
|
|
<hr class="footer"/><address class="footer"><small>Generated on Sat Dec 11 2010 13:21:13 for ao68000 by 
|
1390 |
|
|
<a href="http://www.doxygen.org/index.html">
|
1391 |
|
|
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
|
1392 |
|
|
</body>
|
1393 |
|
|
</html>
|