OpenCores
URL https://opencores.org/ocsvn/aoocs/aoocs/trunk

Subversion Repositories aoocs

[/] [aoocs/] [trunk/] [doc/] [doxygen/] [html/] [classbus__ssram.html] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alfik 
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
2 
<html xmlns="http://www.w3.org/1999/xhtml">
3 
<head>
4 
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
5 
<title>aoOCS: bus_ssram Module Reference</title>
6 
<link href="tabs.css" rel="stylesheet" type="text/css"/>
7 
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
8 
</head>
9 
<body>
10 
<!-- Generated by Doxygen 1.7.2 -->
11 
<div class="navigation" id="top">
12 
  <div class="tabs">
13 
    <ul class="tablist">
14 
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
15 
      <li class="current"><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
16 
      <li><a href="files.html"><span>Files</span></a></li>
17 
    </ul>
18 
  </div>
19 
  <div class="tabs2">
20 
    <ul class="tablist">
21 
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
22 
      <li><a href="hierarchy.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
23 
      <li><a href="functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
24 
    </ul>
25 
  </div>
26 
</div>
27 
<div class="header">
28 
  <div class="summary">
29 
<a href="#Inputs">Inputs</a> &#124;
30 
<a href="#Outputs">Outputs</a> &#124;
31 
<a href="#Inouts">Inouts</a> &#124;
32 
<a href="#Signals">Signals</a> &#124;
33 
<a href="#Parameters">Parameters</a> &#124;
34 
<a href="#Always Constructs">Always Constructs</a>  </div>
35 
  <div class="headertitle">
36 
<h1>bus_ssram Module Reference</h1>  </div>
37 
</div>
38 
<div class="contents">
39 
<!-- doxytag: class="bus_ssram" -->
40 
<p><p>IS61LPS51236A pipelined SSRAM driver with WISHBONE slave interface. </p>
41 
 
42 
<a href="#_details">More...</a></p>
43 
<!-- startSectionHeader --><div class="dynheader">
44 
Inheritance diagram for bus_ssram:<!-- endSectionHeader --></div>
45 
<!-- startSectionSummary --><!-- endSectionSummary --><!-- startSectionContent --><div class="dyncontent">
46 
 <div class="center">
47 
  <img src="classbus__ssram.png" usemap="#bus_ssram_map" alt=""/>
48 
  <map id="bus_ssram_map" name="bus_ssram_map">
49 
<area href="classaoOCS.html" alt="aoOCS" shape="rect" coords="0,56,72,80"/>
50 
</map>
51 
 </div><!-- endSectionContent --></div>
52 
 
53 
<p><a href="classbus__ssram-members.html">List of all members.</a></p>
54 
<table class="memberdecls">
55 
<tr><td colspan="2"><h2><a name="Always Constructs"></a>
56 
Always Constructs</h2></td></tr>
57 
 <tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a6f9c73deb7569c415de5ce9593a44a79">ALWAYS_61</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classbus__ssram.html#adf48cd47cdb3d0ab37c4f679d47b3ece">clk_30</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classbus__ssram.html#af7d17848e6f2da5ae9db4a6072dfb9a9">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
58 
<tr><td colspan="2"><h2><a name="Inputs"></a>
59 
Inputs</h2></td></tr>
60 
 <tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a41716375d8a472181176cfe136044168">burst_write_request</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
61 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a2c671a3dc4da1d00f8a48ae8ed545934">burst_write_address</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
62 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a6a47c16f84aa2e8aafcf02afbc52b57b">burst_write_data</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">35</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
63 
<tr><td colspan="2"><div class="groupHeader">Clock and reset</div></td></tr>
64 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#adf48cd47cdb3d0ab37c4f679d47b3ece">clk_30</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
65 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#af7d17848e6f2da5ae9db4a6072dfb9a9">reset_n</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
66 
<tr><td colspan="2"><div class="groupHeader">WISHBONE slave</div></td></tr>
67 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a56b6627a4fb74424900848ab0d094141">ADR_I</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">20</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
68 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a8ec0e74cb4fdeeff97eb86626b94e3af">CYC_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
69 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a88849a8c056fffdad33d71b2abaa0f03">WE_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
70 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#ae4f1b8a90123ceac3fded15df24e3bd3">SEL_I</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
71 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#adae0a05e495069a4351965372c3634c8">STB_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
72 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#ad83abd19cd21950a7e5abcd0068463a5">DAT_I</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
73 
<tr><td colspan="2"><div class="groupHeader">Direct drv_ssram read/write burst DMA for ocs_video and drv_vga</div></td></tr>
74 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#ad29520a0905218b5c01253c99b6791a3">burst_read_vga_request</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
75 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#ae9ae32b3d42fa1482fa788059b4b65df">burst_read_vga_address</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
76 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a2cc4e33e7bd7ee3d0ad1ac0a743bead3">burst_read_video_request</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
77 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#ab4c5fe3d23c0df0ab43247a1639d8fef">burst_read_video_address</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
78 
<tr><td colspan="2"><h2><a name="Inouts"></a>
79 
Inouts</h2></td></tr>
80 
 <tr><td colspan="2"><div class="groupHeader">IS61LPS51236A pipelined SSRAM hardware interface</div></td></tr>
81 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#ad69f5f977e8c5fb7875d1a69fee22d72">ssram_data</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">35</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
82 
<tr><td colspan="2"><h2><a name="Outputs"></a>
83 
Outputs</h2></td></tr>
84 
 <tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a871283df0cea2c85cbe78c9a3f0b0e7f">burst_write_ready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b>  </td></tr>
85 
<tr><td colspan="2"><div class="groupHeader">WISHBONE slave</div></td></tr>
86 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a78163aefbe6bb0d6f809c7e01b93967b">DAT_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
87 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#af87a2d46e88cd2ccf90487f261366aba">ACK_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b>  </td></tr>
88 
<tr><td colspan="2"><div class="groupHeader">Direct drv_ssram read/write burst DMA for ocs_video and drv_vga</div></td></tr>
89 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#ae9dc8c4cc4309b39f5d1aebaeded912a">burst_read_vga_ready</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
90 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a838aea80fed0e9a079d844ffd8ce3d12">burst_read_video_ready</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
91 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#ae09f95f879e5dbaeaf569cd7b7949acd">burst_read_data</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">35</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
92 
<tr><td colspan="2"><div class="groupHeader">IS61LPS51236A pipelined SSRAM hardware interface</div></td></tr>
93 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a28c27b19916c54b3e868369aac6f6b9a">ssram_address</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">18</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
94 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#ac105e20d6da178b2822b3e87238ae6dc">ssram_oe_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b>  </td></tr>
95 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a99f42b3013302ad54129da325e2c0410">ssram_writeen_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b>  </td></tr>
96 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a66f9e3c03173432f2950e141e42e47ee">ssram_byteen_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
97 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a1e624978ad4e4f2149e7980d65b0612d">ssram_adsp_n</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
98 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a6e1a75c4a8c1c0a94bd2ec20430a56d3">ssram_clk</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
99 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a71ea972c05cab98195ec72ed2bce3b7f">ssram_globalw_n</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
100 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#acea0b5e48c266c75112e372048947204">ssram_advance_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b>  </td></tr>
101 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a21d0bd68b7b790eb45a03c6992c92a9f">ssram_adsc_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b>  </td></tr>
102 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a908103f5f1aafa62a9fdcebc83094ebc">ssram_ce1_n</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
103 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#abc78633b174512e8f12168c05d6484b4">ssram_ce2</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
104 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a926a811b6e4121644e869fe13899b4c5">ssram_ce3_n</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
105 
<tr><td colspan="2"><h2><a name="Parameters"></a>
106 
Parameters</h2></td></tr>
107 
 <tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a858c46d836e9106fd17cfcae0529039e">S_IDLE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  <b><span class="vhdldigit">4'd0</span><span class="vhdlchar"> </span></b></td></tr>
108 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#ae3aad805c7623cf48b1dc1b34dd51dbd">S_VW0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdldigit">4'd1</span><span class="vhdlchar"> </span></b></td></tr>
109 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#ade6dc31a79364db517a437bd49aca37a">S_VW1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdldigit">4'd2</span><span class="vhdlchar"> </span></b></td></tr>
110 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#aae5c7e4b75f892c0a2ef5ef414122afd">S_VW2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdldigit">4'd3</span><span class="vhdlchar"> </span></b></td></tr>
111 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a0f8b50cc59bc0120ac7813e85d4d0ca0">S_VW3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdldigit">4'd4</span><span class="vhdlchar"> </span></b></td></tr>
112 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a11872fcb25d808ba613e41904ff6e066">S_VW4</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdldigit">4'd5</span><span class="vhdlchar"> </span></b></td></tr>
113 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a28d6f7425ce6a8a65e69440ea64a4c29">S_VR1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdldigit">4'd6</span><span class="vhdlchar"> </span></b></td></tr>
114 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#affffa409ed1f21ffe63f23c683eba531">S_VR2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdldigit">4'd7</span><span class="vhdlchar"> </span></b></td></tr>
115 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a087aee8fa77cb6c2f662118321e09871">S_VR3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdldigit">4'd8</span><span class="vhdlchar"> </span></b></td></tr>
116 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a007e4900fdab9ae822d87670bdebfb0a">S_VR4</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdldigit">4'd9</span><span class="vhdlchar"> </span></b></td></tr>
117 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a90be4e0d49e4873179cfef106dfca57b">S_R1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdldigit">4'd10</span><span class="vhdlchar"> </span></b></td></tr>
118 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#ae6ed87aa25e02712ed883f69c55a5c08">S_R2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdldigit">4'd11</span><span class="vhdlchar"> </span></b></td></tr>
119 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#aa5e59d0bad76d805d61cfcd307af35f8">S_R3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdldigit">4'd12</span><span class="vhdlchar"> </span></b></td></tr>
120 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbus__ssram.html#a70126e90d300698baa7aac32dbb7bdc0">S_PRE_IDLE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdldigit">4'd13</span><span class="vhdlchar"> </span></b></td></tr>
121 
<tr><td colspan="2"><h2><a name="Signals"></a>
122 
Signals</h2></td></tr>
123 
 <tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__ssram.html#af1d128d90eced18c7e7f2789ac9046a9">ssram_data_oe</a> </td></tr>
124 
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">35</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__ssram.html#a3493866f2c0fa328bc914ee77192bf2e">ssram_data_reg</a> </td></tr>
125 
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">18</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__ssram.html#a535aefa25808f58b42ac5a1654d56610">burst_address</a> </td></tr>
126 
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__ssram.html#a63750a3306096cd8e7076802d4eb57dd">burst_read_select</a> </td></tr>
127 
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__ssram.html#a129b5bd32f618b59b3e59264de9726e5">burst_read_ready</a> </td></tr>
128 
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__ssram.html#ac5e689c9e42fe9b1335117fd5df37775">burst_read_low_address</a> </td></tr>
129 
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__ssram.html#a4bb8b3742d85ee88a72833d1facf6d4f">burst_read_one_loop</a> </td></tr>
130 
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">wire</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__ssram.html#a4ec3a06c44c4a4bd8f83b27bce22cc6a">burst_read_request</a> </td></tr>
131 
<tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classbus__ssram.html#a07ff3477e013ed4dfa2439589c118202">state</a> </td></tr>
132 
</table>
133 
<hr/><a name="_details"></a><h2>Detailed Description</h2>
134 
<p>IS61LPS51236A pipelined SSRAM driver with WISHBONE slave interface. </p>
135 
 
136 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00031">31</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
137 
<hr/><h2>Member Function Documentation</h2>
138 
<a class="anchor" id="a6f9c73deb7569c415de5ce9593a44a79"></a><!-- doxytag: member="bus_ssram::ALWAYS_61" ref="a6f9c73deb7569c415de5ce9593a44a79" args="clk_30, reset_n" -->
139 
<div class="memitem">
140 
<div class="memproto">
141 
      <table class="memname">
142 
        <tr>
143 
          <td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_61          <td></td>
144 
          <td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classbus__ssram.html#adf48cd47cdb3d0ab37c4f679d47b3ece">clk_30</a></b> <span class="vhdlchar"> </span></b>  <em><span class="vhdlkeyword"></span></em> , </td>
145 
        </tr>
146 
        <tr>
147 
          <td class="paramkey"></td>
148 
          <td></td>
149 
          <td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classbus__ssram.html#af7d17848e6f2da5ae9db4a6072dfb9a9">reset_n</a></b> <span class="vhdlchar"> </span></b>  <em><span class="vhdlkeyword"></span></em> ) </td>
150 
        </tr>
151 
<code> [Always Construct]</code></td>
152 
        </tr>
153 
      </table>
154 
</div>
155 
<div class="memdoc">
156 
 
157 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00130">130</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
158 
 
159 
</div>
160 
</div>
161 
<hr/><h2>Member Data Documentation</h2>
162 
<a class="anchor" id="adf48cd47cdb3d0ab37c4f679d47b3ece"></a><!-- doxytag: member="bus_ssram::clk_30" ref="adf48cd47cdb3d0ab37c4f679d47b3ece" args="" -->
163 
<div class="memitem">
164 
<div class="memproto">
165 
      <table class="memname">
166 
        <tr>
167 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#adf48cd47cdb3d0ab37c4f679d47b3ece">clk_30</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
168 
        </tr>
169 
      </table>
170 
</div>
171 
<div class="memdoc">
172 
 
173 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00034">34</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
174 
 
175 
</div>
176 
</div>
177 
<a class="anchor" id="af7d17848e6f2da5ae9db4a6072dfb9a9"></a><!-- doxytag: member="bus_ssram::reset_n" ref="af7d17848e6f2da5ae9db4a6072dfb9a9" args="" -->
178 
<div class="memitem">
179 
<div class="memproto">
180 
      <table class="memname">
181 
        <tr>
182 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#af7d17848e6f2da5ae9db4a6072dfb9a9">reset_n</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
183 
        </tr>
184 
      </table>
185 
</div>
186 
<div class="memdoc">
187 
 
188 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00035">35</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
189 
 
190 
</div>
191 
</div>
192 
<a class="anchor" id="a56b6627a4fb74424900848ab0d094141"></a><!-- doxytag: member="bus_ssram::ADR_I" ref="a56b6627a4fb74424900848ab0d094141" args="" -->
193 
<div class="memitem">
194 
<div class="memproto">
195 
      <table class="memname">
196 
        <tr>
197 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a56b6627a4fb74424900848ab0d094141">ADR_I</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">20</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
198 
        </tr>
199 
      </table>
200 
</div>
201 
<div class="memdoc">
202 
 
203 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00040">40</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
204 
 
205 
</div>
206 
</div>
207 
<a class="anchor" id="a8ec0e74cb4fdeeff97eb86626b94e3af"></a><!-- doxytag: member="bus_ssram::CYC_I" ref="a8ec0e74cb4fdeeff97eb86626b94e3af" args="" -->
208 
<div class="memitem">
209 
<div class="memproto">
210 
      <table class="memname">
211 
        <tr>
212 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a8ec0e74cb4fdeeff97eb86626b94e3af">CYC_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
213 
        </tr>
214 
      </table>
215 
</div>
216 
<div class="memdoc">
217 
 
218 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00041">41</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
219 
 
220 
</div>
221 
</div>
222 
<a class="anchor" id="a88849a8c056fffdad33d71b2abaa0f03"></a><!-- doxytag: member="bus_ssram::WE_I" ref="a88849a8c056fffdad33d71b2abaa0f03" args="" -->
223 
<div class="memitem">
224 
<div class="memproto">
225 
      <table class="memname">
226 
        <tr>
227 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a88849a8c056fffdad33d71b2abaa0f03">WE_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
228 
        </tr>
229 
      </table>
230 
</div>
231 
<div class="memdoc">
232 
 
233 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00042">42</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
234 
 
235 
</div>
236 
</div>
237 
<a class="anchor" id="ae4f1b8a90123ceac3fded15df24e3bd3"></a><!-- doxytag: member="bus_ssram::SEL_I" ref="ae4f1b8a90123ceac3fded15df24e3bd3" args="" -->
238 
<div class="memitem">
239 
<div class="memproto">
240 
      <table class="memname">
241 
        <tr>
242 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#ae4f1b8a90123ceac3fded15df24e3bd3">SEL_I</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
243 
        </tr>
244 
      </table>
245 
</div>
246 
<div class="memdoc">
247 
 
248 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00043">43</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
249 
 
250 
</div>
251 
</div>
252 
<a class="anchor" id="adae0a05e495069a4351965372c3634c8"></a><!-- doxytag: member="bus_ssram::STB_I" ref="adae0a05e495069a4351965372c3634c8" args="" -->
253 
<div class="memitem">
254 
<div class="memproto">
255 
      <table class="memname">
256 
        <tr>
257 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#adae0a05e495069a4351965372c3634c8">STB_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
258 
        </tr>
259 
      </table>
260 
</div>
261 
<div class="memdoc">
262 
 
263 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00044">44</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
264 
 
265 
</div>
266 
</div>
267 
<a class="anchor" id="ad83abd19cd21950a7e5abcd0068463a5"></a><!-- doxytag: member="bus_ssram::DAT_I" ref="ad83abd19cd21950a7e5abcd0068463a5" args="" -->
268 
<div class="memitem">
269 
<div class="memproto">
270 
      <table class="memname">
271 
        <tr>
272 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#ad83abd19cd21950a7e5abcd0068463a5">DAT_I</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
273 
        </tr>
274 
      </table>
275 
</div>
276 
<div class="memdoc">
277 
 
278 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00045">45</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
279 
 
280 
</div>
281 
</div>
282 
<a class="anchor" id="a78163aefbe6bb0d6f809c7e01b93967b"></a><!-- doxytag: member="bus_ssram::DAT_O" ref="a78163aefbe6bb0d6f809c7e01b93967b" args="" -->
283 
<div class="memitem">
284 
<div class="memproto">
285 
      <table class="memname">
286 
        <tr>
287 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a78163aefbe6bb0d6f809c7e01b93967b">DAT_O</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
288 
        </tr>
289 
      </table>
290 
</div>
291 
<div class="memdoc">
292 
 
293 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00046">46</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
294 
 
295 
</div>
296 
</div>
297 
<a class="anchor" id="af87a2d46e88cd2ccf90487f261366aba"></a><!-- doxytag: member="bus_ssram::ACK_O" ref="af87a2d46e88cd2ccf90487f261366aba" args="" -->
298 
<div class="memitem">
299 
<div class="memproto">
300 
      <table class="memname">
301 
        <tr>
302 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#af87a2d46e88cd2ccf90487f261366aba">ACK_O</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
303 
        </tr>
304 
      </table>
305 
</div>
306 
<div class="memdoc">
307 
 
308 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00047">47</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
309 
 
310 
</div>
311 
</div>
312 
<a class="anchor" id="ad29520a0905218b5c01253c99b6791a3"></a><!-- doxytag: member="bus_ssram::burst_read_vga_request" ref="ad29520a0905218b5c01253c99b6791a3" args="" -->
313 
<div class="memitem">
314 
<div class="memproto">
315 
      <table class="memname">
316 
        <tr>
317 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#ad29520a0905218b5c01253c99b6791a3">burst_read_vga_request</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
318 
        </tr>
319 
      </table>
320 
</div>
321 
<div class="memdoc">
322 
 
323 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00053">53</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
324 
 
325 
</div>
326 
</div>
327 
<a class="anchor" id="ae9ae32b3d42fa1482fa788059b4b65df"></a><!-- doxytag: member="bus_ssram::burst_read_vga_address" ref="ae9ae32b3d42fa1482fa788059b4b65df" args="" -->
328 
<div class="memitem">
329 
<div class="memproto">
330 
      <table class="memname">
331 
        <tr>
332 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#ae9ae32b3d42fa1482fa788059b4b65df">burst_read_vga_address</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
333 
        </tr>
334 
      </table>
335 
</div>
336 
<div class="memdoc">
337 
 
338 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00054">54</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
339 
 
340 
</div>
341 
</div>
342 
<a class="anchor" id="ae9dc8c4cc4309b39f5d1aebaeded912a"></a><!-- doxytag: member="bus_ssram::burst_read_vga_ready" ref="ae9dc8c4cc4309b39f5d1aebaeded912a" args="" -->
343 
<div class="memitem">
344 
<div class="memproto">
345 
      <table class="memname">
346 
        <tr>
347 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#ae9dc8c4cc4309b39f5d1aebaeded912a">burst_read_vga_ready</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
348 
        </tr>
349 
      </table>
350 
</div>
351 
<div class="memdoc">
352 
 
353 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00055">55</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
354 
 
355 
</div>
356 
</div>
357 
<a class="anchor" id="a2cc4e33e7bd7ee3d0ad1ac0a743bead3"></a><!-- doxytag: member="bus_ssram::burst_read_video_request" ref="a2cc4e33e7bd7ee3d0ad1ac0a743bead3" args="" -->
358 
<div class="memitem">
359 
<div class="memproto">
360 
      <table class="memname">
361 
        <tr>
362 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a2cc4e33e7bd7ee3d0ad1ac0a743bead3">burst_read_video_request</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
363 
        </tr>
364 
      </table>
365 
</div>
366 
<div class="memdoc">
367 
 
368 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00057">57</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
369 
 
370 
</div>
371 
</div>
372 
<a class="anchor" id="ab4c5fe3d23c0df0ab43247a1639d8fef"></a><!-- doxytag: member="bus_ssram::burst_read_video_address" ref="ab4c5fe3d23c0df0ab43247a1639d8fef" args="" -->
373 
<div class="memitem">
374 
<div class="memproto">
375 
      <table class="memname">
376 
        <tr>
377 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#ab4c5fe3d23c0df0ab43247a1639d8fef">burst_read_video_address</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
378 
        </tr>
379 
      </table>
380 
</div>
381 
<div class="memdoc">
382 
 
383 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00058">58</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
384 
 
385 
</div>
386 
</div>
387 
<a class="anchor" id="a838aea80fed0e9a079d844ffd8ce3d12"></a><!-- doxytag: member="bus_ssram::burst_read_video_ready" ref="a838aea80fed0e9a079d844ffd8ce3d12" args="" -->
388 
<div class="memitem">
389 
<div class="memproto">
390 
      <table class="memname">
391 
        <tr>
392 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a838aea80fed0e9a079d844ffd8ce3d12">burst_read_video_ready</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
393 
        </tr>
394 
      </table>
395 
</div>
396 
<div class="memdoc">
397 
 
398 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00059">59</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
399 
 
400 
</div>
401 
</div>
402 
<a class="anchor" id="ae09f95f879e5dbaeaf569cd7b7949acd"></a><!-- doxytag: member="bus_ssram::burst_read_data" ref="ae09f95f879e5dbaeaf569cd7b7949acd" args="" -->
403 
<div class="memitem">
404 
<div class="memproto">
405 
      <table class="memname">
406 
        <tr>
407 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#ae09f95f879e5dbaeaf569cd7b7949acd">burst_read_data</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">35</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
408 
        </tr>
409 
      </table>
410 
</div>
411 
<div class="memdoc">
412 
 
413 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00061">61</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
414 
 
415 
</div>
416 
</div>
417 
<a class="anchor" id="a41716375d8a472181176cfe136044168"></a><!-- doxytag: member="bus_ssram::burst_write_request" ref="a41716375d8a472181176cfe136044168" args="" -->
418 
<div class="memitem">
419 
<div class="memproto">
420 
      <table class="memname">
421 
        <tr>
422 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a41716375d8a472181176cfe136044168">burst_write_request</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
423 
        </tr>
424 
      </table>
425 
</div>
426 
<div class="memdoc">
427 
 
428 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00065">65</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
429 
 
430 
</div>
431 
</div>
432 
<a class="anchor" id="a2c671a3dc4da1d00f8a48ae8ed545934"></a><!-- doxytag: member="bus_ssram::burst_write_address" ref="a2c671a3dc4da1d00f8a48ae8ed545934" args="" -->
433 
<div class="memitem">
434 
<div class="memproto">
435 
      <table class="memname">
436 
        <tr>
437 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a2c671a3dc4da1d00f8a48ae8ed545934">burst_write_address</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
438 
        </tr>
439 
      </table>
440 
</div>
441 
<div class="memdoc">
442 
 
443 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00066">66</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
444 
 
445 
</div>
446 
</div>
447 
<a class="anchor" id="a871283df0cea2c85cbe78c9a3f0b0e7f"></a><!-- doxytag: member="bus_ssram::burst_write_ready" ref="a871283df0cea2c85cbe78c9a3f0b0e7f" args="" -->
448 
<div class="memitem">
449 
<div class="memproto">
450 
      <table class="memname">
451 
        <tr>
452 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a871283df0cea2c85cbe78c9a3f0b0e7f">burst_write_ready</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
453 
        </tr>
454 
      </table>
455 
</div>
456 
<div class="memdoc">
457 
 
458 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00067">67</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
459 
 
460 
</div>
461 
</div>
462 
<a class="anchor" id="a6a47c16f84aa2e8aafcf02afbc52b57b"></a><!-- doxytag: member="bus_ssram::burst_write_data" ref="a6a47c16f84aa2e8aafcf02afbc52b57b" args="" -->
463 
<div class="memitem">
464 
<div class="memproto">
465 
      <table class="memname">
466 
        <tr>
467 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a6a47c16f84aa2e8aafcf02afbc52b57b">burst_write_data</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">35</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
468 
        </tr>
469 
      </table>
470 
</div>
471 
<div class="memdoc">
472 
 
473 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00068">68</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
474 
 
475 
</div>
476 
</div>
477 
<a class="anchor" id="a28c27b19916c54b3e868369aac6f6b9a"></a><!-- doxytag: member="bus_ssram::ssram_address" ref="a28c27b19916c54b3e868369aac6f6b9a" args="" -->
478 
<div class="memitem">
479 
<div class="memproto">
480 
      <table class="memname">
481 
        <tr>
482 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a28c27b19916c54b3e868369aac6f6b9a">ssram_address</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">18</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
483 
        </tr>
484 
      </table>
485 
</div>
486 
<div class="memdoc">
487 
 
488 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00073">73</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
489 
 
490 
</div>
491 
</div>
492 
<a class="anchor" id="ac105e20d6da178b2822b3e87238ae6dc"></a><!-- doxytag: member="bus_ssram::ssram_oe_n" ref="ac105e20d6da178b2822b3e87238ae6dc" args="" -->
493 
<div class="memitem">
494 
<div class="memproto">
495 
      <table class="memname">
496 
        <tr>
497 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#ac105e20d6da178b2822b3e87238ae6dc">ssram_oe_n</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
498 
        </tr>
499 
      </table>
500 
</div>
501 
<div class="memdoc">
502 
 
503 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00074">74</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
504 
 
505 
</div>
506 
</div>
507 
<a class="anchor" id="a99f42b3013302ad54129da325e2c0410"></a><!-- doxytag: member="bus_ssram::ssram_writeen_n" ref="a99f42b3013302ad54129da325e2c0410" args="" -->
508 
<div class="memitem">
509 
<div class="memproto">
510 
      <table class="memname">
511 
        <tr>
512 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a99f42b3013302ad54129da325e2c0410">ssram_writeen_n</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
513 
        </tr>
514 
      </table>
515 
</div>
516 
<div class="memdoc">
517 
 
518 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00075">75</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
519 
 
520 
</div>
521 
</div>
522 
<a class="anchor" id="a66f9e3c03173432f2950e141e42e47ee"></a><!-- doxytag: member="bus_ssram::ssram_byteen_n" ref="a66f9e3c03173432f2950e141e42e47ee" args="" -->
523 
<div class="memitem">
524 
<div class="memproto">
525 
      <table class="memname">
526 
        <tr>
527 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a66f9e3c03173432f2950e141e42e47ee">ssram_byteen_n</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
528 
        </tr>
529 
      </table>
530 
</div>
531 
<div class="memdoc">
532 
 
533 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00076">76</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
534 
 
535 
</div>
536 
</div>
537 
<a class="anchor" id="a1e624978ad4e4f2149e7980d65b0612d"></a><!-- doxytag: member="bus_ssram::ssram_adsp_n" ref="a1e624978ad4e4f2149e7980d65b0612d" args="" -->
538 
<div class="memitem">
539 
<div class="memproto">
540 
      <table class="memname">
541 
        <tr>
542 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a1e624978ad4e4f2149e7980d65b0612d">ssram_adsp_n</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
543 
        </tr>
544 
      </table>
545 
</div>
546 
<div class="memdoc">
547 
 
548 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00077">77</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
549 
 
550 
</div>
551 
</div>
552 
<a class="anchor" id="a6e1a75c4a8c1c0a94bd2ec20430a56d3"></a><!-- doxytag: member="bus_ssram::ssram_clk" ref="a6e1a75c4a8c1c0a94bd2ec20430a56d3" args="" -->
553 
<div class="memitem">
554 
<div class="memproto">
555 
      <table class="memname">
556 
        <tr>
557 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a6e1a75c4a8c1c0a94bd2ec20430a56d3">ssram_clk</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
558 
        </tr>
559 
      </table>
560 
</div>
561 
<div class="memdoc">
562 
 
563 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00078">78</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
564 
 
565 
</div>
566 
</div>
567 
<a class="anchor" id="a71ea972c05cab98195ec72ed2bce3b7f"></a><!-- doxytag: member="bus_ssram::ssram_globalw_n" ref="a71ea972c05cab98195ec72ed2bce3b7f" args="" -->
568 
<div class="memitem">
569 
<div class="memproto">
570 
      <table class="memname">
571 
        <tr>
572 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a71ea972c05cab98195ec72ed2bce3b7f">ssram_globalw_n</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
573 
        </tr>
574 
      </table>
575 
</div>
576 
<div class="memdoc">
577 
 
578 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00079">79</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
579 
 
580 
</div>
581 
</div>
582 
<a class="anchor" id="acea0b5e48c266c75112e372048947204"></a><!-- doxytag: member="bus_ssram::ssram_advance_n" ref="acea0b5e48c266c75112e372048947204" args="" -->
583 
<div class="memitem">
584 
<div class="memproto">
585 
      <table class="memname">
586 
        <tr>
587 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#acea0b5e48c266c75112e372048947204">ssram_advance_n</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
588 
        </tr>
589 
      </table>
590 
</div>
591 
<div class="memdoc">
592 
 
593 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00080">80</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
594 
 
595 
</div>
596 
</div>
597 
<a class="anchor" id="a21d0bd68b7b790eb45a03c6992c92a9f"></a><!-- doxytag: member="bus_ssram::ssram_adsc_n" ref="a21d0bd68b7b790eb45a03c6992c92a9f" args="" -->
598 
<div class="memitem">
599 
<div class="memproto">
600 
      <table class="memname">
601 
        <tr>
602 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a21d0bd68b7b790eb45a03c6992c92a9f">ssram_adsc_n</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
603 
        </tr>
604 
      </table>
605 
</div>
606 
<div class="memdoc">
607 
 
608 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00081">81</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
609 
 
610 
</div>
611 
</div>
612 
<a class="anchor" id="a908103f5f1aafa62a9fdcebc83094ebc"></a><!-- doxytag: member="bus_ssram::ssram_ce1_n" ref="a908103f5f1aafa62a9fdcebc83094ebc" args="" -->
613 
<div class="memitem">
614 
<div class="memproto">
615 
      <table class="memname">
616 
        <tr>
617 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a908103f5f1aafa62a9fdcebc83094ebc">ssram_ce1_n</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
618 
        </tr>
619 
      </table>
620 
</div>
621 
<div class="memdoc">
622 
 
623 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00082">82</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
624 
 
625 
</div>
626 
</div>
627 
<a class="anchor" id="abc78633b174512e8f12168c05d6484b4"></a><!-- doxytag: member="bus_ssram::ssram_ce2" ref="abc78633b174512e8f12168c05d6484b4" args="" -->
628 
<div class="memitem">
629 
<div class="memproto">
630 
      <table class="memname">
631 
        <tr>
632 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#abc78633b174512e8f12168c05d6484b4">ssram_ce2</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
633 
        </tr>
634 
      </table>
635 
</div>
636 
<div class="memdoc">
637 
 
638 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00083">83</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
639 
 
640 
</div>
641 
</div>
642 
<a class="anchor" id="a926a811b6e4121644e869fe13899b4c5"></a><!-- doxytag: member="bus_ssram::ssram_ce3_n" ref="a926a811b6e4121644e869fe13899b4c5" args="" -->
643 
<div class="memitem">
644 
<div class="memproto">
645 
      <table class="memname">
646 
        <tr>
647 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a926a811b6e4121644e869fe13899b4c5">ssram_ce3_n</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
648 
        </tr>
649 
      </table>
650 
</div>
651 
<div class="memdoc">
652 
 
653 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00084">84</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
654 
 
655 
</div>
656 
</div>
657 
<a class="anchor" id="ad69f5f977e8c5fb7875d1a69fee22d72"></a><!-- doxytag: member="bus_ssram::ssram_data" ref="ad69f5f977e8c5fb7875d1a69fee22d72" args="" -->
658 
<div class="memitem">
659 
<div class="memproto">
660 
      <table class="memname">
661 
        <tr>
662 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#ad69f5f977e8c5fb7875d1a69fee22d72">ssram_data</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">35</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Inout]</code></td>
663 
        </tr>
664 
      </table>
665 
</div>
666 
<div class="memdoc">
667 
 
668 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00085">85</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
669 
 
670 
</div>
671 
</div>
672 
<a class="anchor" id="af1d128d90eced18c7e7f2789ac9046a9"></a><!-- doxytag: member="bus_ssram::ssram_data_oe" ref="af1d128d90eced18c7e7f2789ac9046a9" args="reg" -->
673 
<div class="memitem">
674 
<div class="memproto">
675 
      <table class="memname">
676 
        <tr>
677 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#af1d128d90eced18c7e7f2789ac9046a9">ssram_data_oe</a></span> <b><span class="vhdlchar"> </span></b> <code> [reg]</code></td>
678 
        </tr>
679 
      </table>
680 
</div>
681 
<div class="memdoc">
682 
 
683 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00096">96</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
684 
 
685 
</div>
686 
</div>
687 
<a class="anchor" id="a3493866f2c0fa328bc914ee77192bf2e"></a><!-- doxytag: member="bus_ssram::ssram_data_reg" ref="a3493866f2c0fa328bc914ee77192bf2e" args="reg[35:0]" -->
688 
<div class="memitem">
689 
<div class="memproto">
690 
      <table class="memname">
691 
        <tr>
692 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a3493866f2c0fa328bc914ee77192bf2e">ssram_data_reg</a></span> <b><span class="vhdlchar"> </span></b> <code> [reg[35:0]]</code></td>
693 
        </tr>
694 
      </table>
695 
</div>
696 
<div class="memdoc">
697 
 
698 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00097">97</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
699 
 
700 
</div>
701 
</div>
702 
<a class="anchor" id="a535aefa25808f58b42ac5a1654d56610"></a><!-- doxytag: member="bus_ssram::burst_address" ref="a535aefa25808f58b42ac5a1654d56610" args="reg[18:0]" -->
703 
<div class="memitem">
704 
<div class="memproto">
705 
      <table class="memname">
706 
        <tr>
707 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a535aefa25808f58b42ac5a1654d56610">burst_address</a></span> <b><span class="vhdlchar"> </span></b> <code> [reg[18:0]]</code></td>
708 
        </tr>
709 
      </table>
710 
</div>
711 
<div class="memdoc">
712 
 
713 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00100">100</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
714 
 
715 
</div>
716 
</div>
717 
<a class="anchor" id="a63750a3306096cd8e7076802d4eb57dd"></a><!-- doxytag: member="bus_ssram::burst_read_select" ref="a63750a3306096cd8e7076802d4eb57dd" args="reg" -->
718 
<div class="memitem">
719 
<div class="memproto">
720 
      <table class="memname">
721 
        <tr>
722 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a63750a3306096cd8e7076802d4eb57dd">burst_read_select</a></span> <b><span class="vhdlchar"> </span></b> <code> [reg]</code></td>
723 
        </tr>
724 
      </table>
725 
</div>
726 
<div class="memdoc">
727 
 
728 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00102">102</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
729 
 
730 
</div>
731 
</div>
732 
<a class="anchor" id="a129b5bd32f618b59b3e59264de9726e5"></a><!-- doxytag: member="bus_ssram::burst_read_ready" ref="a129b5bd32f618b59b3e59264de9726e5" args="reg" -->
733 
<div class="memitem">
734 
<div class="memproto">
735 
      <table class="memname">
736 
        <tr>
737 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a129b5bd32f618b59b3e59264de9726e5">burst_read_ready</a></span> <b><span class="vhdlchar"> </span></b> <code> [reg]</code></td>
738 
        </tr>
739 
      </table>
740 
</div>
741 
<div class="memdoc">
742 
 
743 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00103">103</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
744 
 
745 
</div>
746 
</div>
747 
<a class="anchor" id="ac5e689c9e42fe9b1335117fd5df37775"></a><!-- doxytag: member="bus_ssram::burst_read_low_address" ref="ac5e689c9e42fe9b1335117fd5df37775" args="reg[3:2]" -->
748 
<div class="memitem">
749 
<div class="memproto">
750 
      <table class="memname">
751 
        <tr>
752 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#ac5e689c9e42fe9b1335117fd5df37775">burst_read_low_address</a></span> <b><span class="vhdlchar"> </span></b> <code> [reg[3:2]]</code></td>
753 
        </tr>
754 
      </table>
755 
</div>
756 
<div class="memdoc">
757 
 
758 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00108">108</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
759 
 
760 
</div>
761 
</div>
762 
<a class="anchor" id="a4bb8b3742d85ee88a72833d1facf6d4f"></a><!-- doxytag: member="bus_ssram::burst_read_one_loop" ref="a4bb8b3742d85ee88a72833d1facf6d4f" args="reg" -->
763 
<div class="memitem">
764 
<div class="memproto">
765 
      <table class="memname">
766 
        <tr>
767 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a4bb8b3742d85ee88a72833d1facf6d4f">burst_read_one_loop</a></span> <b><span class="vhdlchar"> </span></b> <code> [reg]</code></td>
768 
        </tr>
769 
      </table>
770 
</div>
771 
<div class="memdoc">
772 
 
773 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00109">109</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
774 
 
775 
</div>
776 
</div>
777 
<a class="anchor" id="a4ec3a06c44c4a4bd8f83b27bce22cc6a"></a><!-- doxytag: member="bus_ssram::burst_read_request" ref="a4ec3a06c44c4a4bd8f83b27bce22cc6a" args="wire" -->
778 
<div class="memitem">
779 
<div class="memproto">
780 
      <table class="memname">
781 
        <tr>
782 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a4ec3a06c44c4a4bd8f83b27bce22cc6a">burst_read_request</a></span> <b><span class="vhdlchar"> </span></b> <code> [wire]</code></td>
783 
        </tr>
784 
      </table>
785 
</div>
786 
<div class="memdoc">
787 
 
788 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00110">110</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
789 
 
790 
</div>
791 
</div>
792 
<a class="anchor" id="a07ff3477e013ed4dfa2439589c118202"></a><!-- doxytag: member="bus_ssram::state" ref="a07ff3477e013ed4dfa2439589c118202" args="reg[3:0]" -->
793 
<div class="memitem">
794 
<div class="memproto">
795 
      <table class="memname">
796 
        <tr>
797 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a07ff3477e013ed4dfa2439589c118202">state</a></span> <b><span class="vhdlchar"> </span></b> <code> [reg[3:0]]</code></td>
798 
        </tr>
799 
      </table>
800 
</div>
801 
<div class="memdoc">
802 
 
803 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00113">113</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
804 
 
805 
</div>
806 
</div>
807 
<a class="anchor" id="a858c46d836e9106fd17cfcae0529039e"></a><!-- doxytag: member="bus_ssram::S_IDLE" ref="a858c46d836e9106fd17cfcae0529039e" args="4'd0" -->
808 
<div class="memitem">
809 
<div class="memproto">
810 
      <table class="memname">
811 
        <tr>
812 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a858c46d836e9106fd17cfcae0529039e">S_IDLE</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd0</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
813 
        </tr>
814 
      </table>
815 
</div>
816 
<div class="memdoc">
817 
 
818 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
819 
 
820 
</div>
821 
</div>
822 
<a class="anchor" id="ae3aad805c7623cf48b1dc1b34dd51dbd"></a><!-- doxytag: member="bus_ssram::S_VW0" ref="ae3aad805c7623cf48b1dc1b34dd51dbd" args="4'd1" -->
823 
<div class="memitem">
824 
<div class="memproto">
825 
      <table class="memname">
826 
        <tr>
827 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#ae3aad805c7623cf48b1dc1b34dd51dbd">S_VW0</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd1</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
828 
        </tr>
829 
      </table>
830 
</div>
831 
<div class="memdoc">
832 
 
833 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
834 
 
835 
</div>
836 
</div>
837 
<a class="anchor" id="ade6dc31a79364db517a437bd49aca37a"></a><!-- doxytag: member="bus_ssram::S_VW1" ref="ade6dc31a79364db517a437bd49aca37a" args="4'd2" -->
838 
<div class="memitem">
839 
<div class="memproto">
840 
      <table class="memname">
841 
        <tr>
842 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#ade6dc31a79364db517a437bd49aca37a">S_VW1</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd2</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
843 
        </tr>
844 
      </table>
845 
</div>
846 
<div class="memdoc">
847 
 
848 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
849 
 
850 
</div>
851 
</div>
852 
<a class="anchor" id="aae5c7e4b75f892c0a2ef5ef414122afd"></a><!-- doxytag: member="bus_ssram::S_VW2" ref="aae5c7e4b75f892c0a2ef5ef414122afd" args="4'd3" -->
853 
<div class="memitem">
854 
<div class="memproto">
855 
      <table class="memname">
856 
        <tr>
857 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#aae5c7e4b75f892c0a2ef5ef414122afd">S_VW2</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd3</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
858 
        </tr>
859 
      </table>
860 
</div>
861 
<div class="memdoc">
862 
 
863 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
864 
 
865 
</div>
866 
</div>
867 
<a class="anchor" id="a0f8b50cc59bc0120ac7813e85d4d0ca0"></a><!-- doxytag: member="bus_ssram::S_VW3" ref="a0f8b50cc59bc0120ac7813e85d4d0ca0" args="4'd4" -->
868 
<div class="memitem">
869 
<div class="memproto">
870 
      <table class="memname">
871 
        <tr>
872 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a0f8b50cc59bc0120ac7813e85d4d0ca0">S_VW3</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd4</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
873 
        </tr>
874 
      </table>
875 
</div>
876 
<div class="memdoc">
877 
 
878 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
879 
 
880 
</div>
881 
</div>
882 
<a class="anchor" id="a11872fcb25d808ba613e41904ff6e066"></a><!-- doxytag: member="bus_ssram::S_VW4" ref="a11872fcb25d808ba613e41904ff6e066" args="4'd5" -->
883 
<div class="memitem">
884 
<div class="memproto">
885 
      <table class="memname">
886 
        <tr>
887 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a11872fcb25d808ba613e41904ff6e066">S_VW4</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd5</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
888 
        </tr>
889 
      </table>
890 
</div>
891 
<div class="memdoc">
892 
 
893 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
894 
 
895 
</div>
896 
</div>
897 
<a class="anchor" id="a28d6f7425ce6a8a65e69440ea64a4c29"></a><!-- doxytag: member="bus_ssram::S_VR1" ref="a28d6f7425ce6a8a65e69440ea64a4c29" args="4'd6" -->
898 
<div class="memitem">
899 
<div class="memproto">
900 
      <table class="memname">
901 
        <tr>
902 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a28d6f7425ce6a8a65e69440ea64a4c29">S_VR1</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd6</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
903 
        </tr>
904 
      </table>
905 
</div>
906 
<div class="memdoc">
907 
 
908 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
909 
 
910 
</div>
911 
</div>
912 
<a class="anchor" id="affffa409ed1f21ffe63f23c683eba531"></a><!-- doxytag: member="bus_ssram::S_VR2" ref="affffa409ed1f21ffe63f23c683eba531" args="4'd7" -->
913 
<div class="memitem">
914 
<div class="memproto">
915 
      <table class="memname">
916 
        <tr>
917 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#affffa409ed1f21ffe63f23c683eba531">S_VR2</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd7</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
918 
        </tr>
919 
      </table>
920 
</div>
921 
<div class="memdoc">
922 
 
923 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
924 
 
925 
</div>
926 
</div>
927 
<a class="anchor" id="a087aee8fa77cb6c2f662118321e09871"></a><!-- doxytag: member="bus_ssram::S_VR3" ref="a087aee8fa77cb6c2f662118321e09871" args="4'd8" -->
928 
<div class="memitem">
929 
<div class="memproto">
930 
      <table class="memname">
931 
        <tr>
932 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a087aee8fa77cb6c2f662118321e09871">S_VR3</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd8</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
933 
        </tr>
934 
      </table>
935 
</div>
936 
<div class="memdoc">
937 
 
938 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
939 
 
940 
</div>
941 
</div>
942 
<a class="anchor" id="a007e4900fdab9ae822d87670bdebfb0a"></a><!-- doxytag: member="bus_ssram::S_VR4" ref="a007e4900fdab9ae822d87670bdebfb0a" args="4'd9" -->
943 
<div class="memitem">
944 
<div class="memproto">
945 
      <table class="memname">
946 
        <tr>
947 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a007e4900fdab9ae822d87670bdebfb0a">S_VR4</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd9</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
948 
        </tr>
949 
      </table>
950 
</div>
951 
<div class="memdoc">
952 
 
953 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
954 
 
955 
</div>
956 
</div>
957 
<a class="anchor" id="a90be4e0d49e4873179cfef106dfca57b"></a><!-- doxytag: member="bus_ssram::S_R1" ref="a90be4e0d49e4873179cfef106dfca57b" args="4'd10" -->
958 
<div class="memitem">
959 
<div class="memproto">
960 
      <table class="memname">
961 
        <tr>
962 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a90be4e0d49e4873179cfef106dfca57b">S_R1</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd10</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
963 
        </tr>
964 
      </table>
965 
</div>
966 
<div class="memdoc">
967 
 
968 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
969 
 
970 
</div>
971 
</div>
972 
<a class="anchor" id="ae6ed87aa25e02712ed883f69c55a5c08"></a><!-- doxytag: member="bus_ssram::S_R2" ref="ae6ed87aa25e02712ed883f69c55a5c08" args="4'd11" -->
973 
<div class="memitem">
974 
<div class="memproto">
975 
      <table class="memname">
976 
        <tr>
977 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#ae6ed87aa25e02712ed883f69c55a5c08">S_R2</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd11</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
978 
        </tr>
979 
      </table>
980 
</div>
981 
<div class="memdoc">
982 
 
983 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
984 
 
985 
</div>
986 
</div>
987 
<a class="anchor" id="aa5e59d0bad76d805d61cfcd307af35f8"></a><!-- doxytag: member="bus_ssram::S_R3" ref="aa5e59d0bad76d805d61cfcd307af35f8" args="4'd12" -->
988 
<div class="memitem">
989 
<div class="memproto">
990 
      <table class="memname">
991 
        <tr>
992 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#aa5e59d0bad76d805d61cfcd307af35f8">S_R3</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd12</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
993 
        </tr>
994 
      </table>
995 
</div>
996 
<div class="memdoc">
997 
 
998 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
999 
 
1000 
</div>
1001 
</div>
1002 
<a class="anchor" id="a70126e90d300698baa7aac32dbb7bdc0"></a><!-- doxytag: member="bus_ssram::S_PRE_IDLE" ref="a70126e90d300698baa7aac32dbb7bdc0" args="4'd13" -->
1003 
<div class="memitem">
1004 
<div class="memproto">
1005 
      <table class="memname">
1006 
        <tr>
1007 
          <td class="memname"><span class="stringliteral"><a class="el" href="classbus__ssram.html#a70126e90d300698baa7aac32dbb7bdc0">S_PRE_IDLE</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdldigit">4'd13</span><span class="vhdlchar"> </span></b> <code> [Parameter]</code></td>
1008 
        </tr>
1009 
      </table>
1010 
</div>
1011 
<div class="memdoc">
1012 
 
1013 
<p>Definition at line <a class="el" href="bus__ssram_8v_source.html#l00114">114</a> of file <a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a>.</p>
1014 
 
1015 
</div>
1016 
</div>
1017 
<hr/>The documentation for this class was generated from the following file:<ul>
1018 
<li><a class="el" href="bus__ssram_8v_source.html">bus_ssram.v</a></li>
1019 
</ul>
1020 
</div>
1021 
<hr class="footer"/><address class="footer"><small>Generated on Mon Dec 20 2010 21:20:20 for aoOCS by&#160;
1022 
<a href="http://www.doxygen.org/index.html">
1023 
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
1024 
</body>
1025 
</html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.