OpenCores
URL https://opencores.org/ocsvn/aoocs/aoocs/trunk

Subversion Repositories aoocs

[/] [aoocs/] [trunk/] [doc/] [doxygen/] [html/] [classdebug.html] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alfik
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
2
<html xmlns="http://www.w3.org/1999/xhtml">
3
<head>
4
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
5
<title>aoOCS: debug Module Reference</title>
6
<link href="tabs.css" rel="stylesheet" type="text/css"/>
7
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
8
</head>
9
<body>
10
<!-- Generated by Doxygen 1.7.2 -->
11
<div class="navigation" id="top">
12
  <div class="tabs">
13
    <ul class="tablist">
14
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
15
      <li><a href="modules.html"><span>Modules</span></a></li>
16
      <li class="current"><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
17
      <li><a href="files.html"><span>Files</span></a></li>
18
    </ul>
19
  </div>
20
  <div class="tabs2">
21
    <ul class="tablist">
22
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
23
      <li><a href="hierarchy.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
24
      <li><a href="functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
25
    </ul>
26
  </div>
27
</div>
28
<div class="header">
29
  <div class="summary">
30
<a href="#Inputs">Inputs</a> &#124;
31
<a href="#Outputs">Outputs</a> &#124;
32
<a href="#Signals">Signals</a> &#124;
33
<a href="#Always Constructs">Always Constructs</a>  </div>
34
  <div class="headertitle">
35
<h1>debug Module Reference</h1>  </div>
36
</div>
37
<div class="contents">
38
<!-- doxytag: class="debug" -->
39
<p><p>Switches and hex leds driver for debug purposes. </p>
40
 
41
<a href="#_details">More...</a></p>
42
 
43
<p><a href="classdebug-members.html">List of all members.</a></p>
44
<table class="memberdecls">
45
<tr><td colspan="2"><h2><a name="Always Constructs"></a>
46
Always Constructs</h2></td></tr>
47
 <tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#a4d3363cafc055d3a43d966b389c9e1eb">ALWAYS_67</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classdebug.html#a1a57b205e7466b8d50a32941fba4ab48">CLK_I</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classdebug.html#a978b9adc0d5eac44623b770fd5747abb">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
48
<tr><td colspan="2"><h2><a name="Inputs"></a>
49
Inputs</h2></td></tr>
50
 <tr><td colspan="2"><div class="groupHeader">Clock and reset</div></td></tr>
51
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#a1a57b205e7466b8d50a32941fba4ab48">CLK_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
52
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#a978b9adc0d5eac44623b770fd5747abb">reset_n</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
53
<tr><td colspan="2"><div class="groupHeader">Internal debug signals</div></td></tr>
54
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#a68a193ffd2ee63ac4afd94918d029e3f">master_adr_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
55
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#a39b9c01ea045877762a89b7fc1a2e26b">debug_pc</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
56
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#a8ffb737f12841af377f3aeed58876e73">debug_syscon</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
57
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#ab518991b1a3be5ae3e9ee52778c64edc">debug_track</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
58
<tr><td colspan="2"><div class="groupHeader">Switches and hex leds hardware interface</div></td></tr>
59
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#a458c757b688287338fd4f33d350a693b">debug_sw_pc</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
60
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#a3928f624e2dd722d2a22232c17eccead">debug_sw_adr</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
61
<tr><td colspan="2"><h2><a name="Outputs"></a>
62
Outputs</h2></td></tr>
63
 <tr><td colspan="2"><div class="groupHeader">Switches and hex leds hardware interface</div></td></tr>
64
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#ab60f92c8fe053a023d88b8a16c5d8381">hex0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
65
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#a90b2f3a81df208e060f8b1f272cfe316">hex1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
66
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#a2882688fc07d211c2faa31f270496d19">hex2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
67
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#a47a9670ed950738e8f9092745cc5db29">hex3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
68
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#ae7290a5819cd1917a87ede5216ba5319">hex4</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
69
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#a930292ade8440aa0192221872bd9eb51">hex5</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
70
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#a5bde1191353631135896e66d2610e500">hex6</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
71
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdebug.html#ad42ffb89cd4342a555c855f8ffeeae43">hex7</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
72
<tr><td colspan="2"><h2><a name="Signals"></a>
73
Signals</h2></td></tr>
74
 <tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdebug.html#a74ab966a3276a0d188a148a14dba6670">display</a> </td></tr>
75
</table>
76
<hr/><a name="_details"></a><h2>Detailed Description</h2>
77
<p>Switches and hex leds driver for debug purposes. </p>
78
 
79
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00031">31</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
80
<hr/><h2>Member Function Documentation</h2>
81
<a class="anchor" id="a4d3363cafc055d3a43d966b389c9e1eb"></a><!-- doxytag: member="debug::ALWAYS_67" ref="a4d3363cafc055d3a43d966b389c9e1eb" args="CLK_I, reset_n" -->
82
<div class="memitem">
83
<div class="memproto">
84
      <table class="memname">
85
        <tr>
86
          <td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_67          <td></td>
87
          <td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classdebug.html#a1a57b205e7466b8d50a32941fba4ab48">CLK_I</a></b> <span class="vhdlchar"> </span></b>  <em><span class="vhdlkeyword"></span></em> , </td>
88
        </tr>
89
        <tr>
90
          <td class="paramkey"></td>
91
          <td></td>
92
          <td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classdebug.html#a978b9adc0d5eac44623b770fd5747abb">reset_n</a></b> <span class="vhdlchar"> </span></b>  <em><span class="vhdlkeyword"></span></em> ) </td>
93
        </tr>
94
<code> [Always Construct]</code></td>
95
        </tr>
96
      </table>
97
</div>
98
<div class="memdoc">
99
 
100
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00201">201</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
101
 
102
</div>
103
</div>
104
<hr/><h2>Member Data Documentation</h2>
105
<a class="anchor" id="a1a57b205e7466b8d50a32941fba4ab48"></a><!-- doxytag: member="debug::CLK_I" ref="a1a57b205e7466b8d50a32941fba4ab48" args="" -->
106
<div class="memitem">
107
<div class="memproto">
108
      <table class="memname">
109
        <tr>
110
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#a1a57b205e7466b8d50a32941fba4ab48">CLK_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
111
        </tr>
112
      </table>
113
</div>
114
<div class="memdoc">
115
 
116
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00034">34</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
117
 
118
</div>
119
</div>
120
<a class="anchor" id="a978b9adc0d5eac44623b770fd5747abb"></a><!-- doxytag: member="debug::reset_n" ref="a978b9adc0d5eac44623b770fd5747abb" args="" -->
121
<div class="memitem">
122
<div class="memproto">
123
      <table class="memname">
124
        <tr>
125
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#a978b9adc0d5eac44623b770fd5747abb">reset_n</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
126
        </tr>
127
      </table>
128
</div>
129
<div class="memdoc">
130
 
131
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00035">35</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
132
 
133
</div>
134
</div>
135
<a class="anchor" id="a68a193ffd2ee63ac4afd94918d029e3f"></a><!-- doxytag: member="debug::master_adr_o" ref="a68a193ffd2ee63ac4afd94918d029e3f" args="" -->
136
<div class="memitem">
137
<div class="memproto">
138
      <table class="memname">
139
        <tr>
140
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#a68a193ffd2ee63ac4afd94918d029e3f">master_adr_o</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
141
        </tr>
142
      </table>
143
</div>
144
<div class="memdoc">
145
 
146
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00040">40</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
147
 
148
</div>
149
</div>
150
<a class="anchor" id="a39b9c01ea045877762a89b7fc1a2e26b"></a><!-- doxytag: member="debug::debug_pc" ref="a39b9c01ea045877762a89b7fc1a2e26b" args="" -->
151
<div class="memitem">
152
<div class="memproto">
153
      <table class="memname">
154
        <tr>
155
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#a39b9c01ea045877762a89b7fc1a2e26b">debug_pc</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
156
        </tr>
157
      </table>
158
</div>
159
<div class="memdoc">
160
 
161
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00041">41</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
162
 
163
</div>
164
</div>
165
<a class="anchor" id="a8ffb737f12841af377f3aeed58876e73"></a><!-- doxytag: member="debug::debug_syscon" ref="a8ffb737f12841af377f3aeed58876e73" args="" -->
166
<div class="memitem">
167
<div class="memproto">
168
      <table class="memname">
169
        <tr>
170
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#a8ffb737f12841af377f3aeed58876e73">debug_syscon</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
171
        </tr>
172
      </table>
173
</div>
174
<div class="memdoc">
175
 
176
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00042">42</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
177
 
178
</div>
179
</div>
180
<a class="anchor" id="ab518991b1a3be5ae3e9ee52778c64edc"></a><!-- doxytag: member="debug::debug_track" ref="ab518991b1a3be5ae3e9ee52778c64edc" args="" -->
181
<div class="memitem">
182
<div class="memproto">
183
      <table class="memname">
184
        <tr>
185
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#ab518991b1a3be5ae3e9ee52778c64edc">debug_track</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
186
        </tr>
187
      </table>
188
</div>
189
<div class="memdoc">
190
 
191
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00043">43</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
192
 
193
</div>
194
</div>
195
<a class="anchor" id="ab60f92c8fe053a023d88b8a16c5d8381"></a><!-- doxytag: member="debug::hex0" ref="ab60f92c8fe053a023d88b8a16c5d8381" args="" -->
196
<div class="memitem">
197
<div class="memproto">
198
      <table class="memname">
199
        <tr>
200
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#ab60f92c8fe053a023d88b8a16c5d8381">hex0</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
201
        </tr>
202
      </table>
203
</div>
204
<div class="memdoc">
205
 
206
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00049">49</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
207
 
208
</div>
209
</div>
210
<a class="anchor" id="a90b2f3a81df208e060f8b1f272cfe316"></a><!-- doxytag: member="debug::hex1" ref="a90b2f3a81df208e060f8b1f272cfe316" args="" -->
211
<div class="memitem">
212
<div class="memproto">
213
      <table class="memname">
214
        <tr>
215
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#a90b2f3a81df208e060f8b1f272cfe316">hex1</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
216
        </tr>
217
      </table>
218
</div>
219
<div class="memdoc">
220
 
221
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00050">50</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
222
 
223
</div>
224
</div>
225
<a class="anchor" id="a2882688fc07d211c2faa31f270496d19"></a><!-- doxytag: member="debug::hex2" ref="a2882688fc07d211c2faa31f270496d19" args="" -->
226
<div class="memitem">
227
<div class="memproto">
228
      <table class="memname">
229
        <tr>
230
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#a2882688fc07d211c2faa31f270496d19">hex2</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
231
        </tr>
232
      </table>
233
</div>
234
<div class="memdoc">
235
 
236
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00051">51</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
237
 
238
</div>
239
</div>
240
<a class="anchor" id="a47a9670ed950738e8f9092745cc5db29"></a><!-- doxytag: member="debug::hex3" ref="a47a9670ed950738e8f9092745cc5db29" args="" -->
241
<div class="memitem">
242
<div class="memproto">
243
      <table class="memname">
244
        <tr>
245
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#a47a9670ed950738e8f9092745cc5db29">hex3</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
246
        </tr>
247
      </table>
248
</div>
249
<div class="memdoc">
250
 
251
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00052">52</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
252
 
253
</div>
254
</div>
255
<a class="anchor" id="ae7290a5819cd1917a87ede5216ba5319"></a><!-- doxytag: member="debug::hex4" ref="ae7290a5819cd1917a87ede5216ba5319" args="" -->
256
<div class="memitem">
257
<div class="memproto">
258
      <table class="memname">
259
        <tr>
260
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#ae7290a5819cd1917a87ede5216ba5319">hex4</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
261
        </tr>
262
      </table>
263
</div>
264
<div class="memdoc">
265
 
266
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00053">53</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
267
 
268
</div>
269
</div>
270
<a class="anchor" id="a930292ade8440aa0192221872bd9eb51"></a><!-- doxytag: member="debug::hex5" ref="a930292ade8440aa0192221872bd9eb51" args="" -->
271
<div class="memitem">
272
<div class="memproto">
273
      <table class="memname">
274
        <tr>
275
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#a930292ade8440aa0192221872bd9eb51">hex5</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
276
        </tr>
277
      </table>
278
</div>
279
<div class="memdoc">
280
 
281
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00054">54</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
282
 
283
</div>
284
</div>
285
<a class="anchor" id="a5bde1191353631135896e66d2610e500"></a><!-- doxytag: member="debug::hex6" ref="a5bde1191353631135896e66d2610e500" args="" -->
286
<div class="memitem">
287
<div class="memproto">
288
      <table class="memname">
289
        <tr>
290
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#a5bde1191353631135896e66d2610e500">hex6</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
291
        </tr>
292
      </table>
293
</div>
294
<div class="memdoc">
295
 
296
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00055">55</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
297
 
298
</div>
299
</div>
300
<a class="anchor" id="ad42ffb89cd4342a555c855f8ffeeae43"></a><!-- doxytag: member="debug::hex7" ref="ad42ffb89cd4342a555c855f8ffeeae43" args="" -->
301
<div class="memitem">
302
<div class="memproto">
303
      <table class="memname">
304
        <tr>
305
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#ad42ffb89cd4342a555c855f8ffeeae43">hex7</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
306
        </tr>
307
      </table>
308
</div>
309
<div class="memdoc">
310
 
311
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00056">56</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
312
 
313
</div>
314
</div>
315
<a class="anchor" id="a458c757b688287338fd4f33d350a693b"></a><!-- doxytag: member="debug::debug_sw_pc" ref="a458c757b688287338fd4f33d350a693b" args="" -->
316
<div class="memitem">
317
<div class="memproto">
318
      <table class="memname">
319
        <tr>
320
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#a458c757b688287338fd4f33d350a693b">debug_sw_pc</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
321
        </tr>
322
      </table>
323
</div>
324
<div class="memdoc">
325
 
326
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00058">58</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
327
 
328
</div>
329
</div>
330
<a class="anchor" id="a3928f624e2dd722d2a22232c17eccead"></a><!-- doxytag: member="debug::debug_sw_adr" ref="a3928f624e2dd722d2a22232c17eccead" args="" -->
331
<div class="memitem">
332
<div class="memproto">
333
      <table class="memname">
334
        <tr>
335
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#a3928f624e2dd722d2a22232c17eccead">debug_sw_adr</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
336
        </tr>
337
      </table>
338
</div>
339
<div class="memdoc">
340
 
341
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00059">59</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
342
 
343
</div>
344
</div>
345
<a class="anchor" id="a74ab966a3276a0d188a148a14dba6670"></a><!-- doxytag: member="debug::display" ref="a74ab966a3276a0d188a148a14dba6670" args="reg[31:0]" -->
346
<div class="memitem">
347
<div class="memproto">
348
      <table class="memname">
349
        <tr>
350
          <td class="memname"><span class="stringliteral"><a class="el" href="classdebug.html#a74ab966a3276a0d188a148a14dba6670">display</a></span> <b><span class="vhdlchar"> </span></b> <code> [reg[31:0]]</code></td>
351
        </tr>
352
      </table>
353
</div>
354
<div class="memdoc">
355
 
356
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00199">199</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
357
 
358
</div>
359
</div>
360
<hr/>The documentation for this class was generated from the following file:<ul>
361
<li><a class="el" href="drv__debug_8v_source.html">drv_debug.v</a></li>
362
</ul>
363
</div>
364
<hr class="footer"/><address class="footer"><small>Generated on Sun Dec 19 2010 11:29:45 for aoOCS by&#160;
365
<a href="http://www.doxygen.org/index.html">
366
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
367
</body>
368
</html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.