OpenCores
URL https://opencores.org/ocsvn/aoocs/aoocs/trunk

Subversion Repositories aoocs

[/] [aoocs/] [trunk/] [doc/] [doxygen/] [html/] [classocs__serial.html] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alfik 
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
2 
<html xmlns="http://www.w3.org/1999/xhtml">
3 
<head>
4 
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
5 
<title>aoOCS: ocs_serial Module Reference</title>
6 
<link href="tabs.css" rel="stylesheet" type="text/css"/>
7 
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
8 
</head>
9 
<body>
10 
<!-- Generated by Doxygen 1.7.2 -->
11 
<div class="navigation" id="top">
12 
  <div class="tabs">
13 
    <ul class="tablist">
14 
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
15 
      <li class="current"><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
16 
      <li><a href="files.html"><span>Files</span></a></li>
17 
    </ul>
18 
  </div>
19 
  <div class="tabs2">
20 
    <ul class="tablist">
21 
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
22 
      <li><a href="hierarchy.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
23 
      <li><a href="functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
24 
    </ul>
25 
  </div>
26 
</div>
27 
<div class="header">
28 
  <div class="summary">
29 
<a href="#Inputs">Inputs</a> &#124;
30 
<a href="#Outputs">Outputs</a> &#124;
31 
<a href="#Always Constructs">Always Constructs</a>  </div>
32 
  <div class="headertitle">
33 
<h1>ocs_serial Module Reference</h1>  </div>
34 
</div>
35 
<div class="contents">
36 
<!-- doxytag: class="ocs_serial" -->
37 
<p><p>OCS serial port implementation with WISHBONE slave interface. [functionality not implemented]. </p>
38 
 
39 
<a href="#_details">More...</a></p>
40 
<!-- startSectionHeader --><div class="dynheader">
41 
Inheritance diagram for ocs_serial:<!-- endSectionHeader --></div>
42 
<!-- startSectionSummary --><!-- endSectionSummary --><!-- startSectionContent --><div class="dyncontent">
43 
 <div class="center">
44 
  <img src="classocs__serial.png" usemap="#ocs_serial_map" alt=""/>
45 
  <map id="ocs_serial_map" name="ocs_serial_map">
46 
<area href="classaoOCS.html" alt="aoOCS" shape="rect" coords="0,56,70,80"/>
47 
</map>
48 
 </div><!-- endSectionContent --></div>
49 
 
50 
<p><a href="classocs__serial-members.html">List of all members.</a></p>
51 
<table class="memberdecls">
52 
<tr><td colspan="2"><h2><a name="Always Constructs"></a>
53 
Always Constructs</h2></td></tr>
54 
 <tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classocs__serial.html#a52fa402c182371c96de65a44f4d0ad27">ALWAYS_49</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classocs__serial.html#afaf38f6309d65be30657673eda60b0d5">CLK_I</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classocs__serial.html#ab056ba3c82108a98db62cab2629c2f11">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
55 
<tr><td colspan="2"><h2><a name="Inputs"></a>
56 
Inputs</h2></td></tr>
57 
 <tr><td colspan="2"><div class="groupHeader">Clock and reset</div></td></tr>
58 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classocs__serial.html#afaf38f6309d65be30657673eda60b0d5">CLK_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
59 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classocs__serial.html#ab056ba3c82108a98db62cab2629c2f11">reset_n</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
60 
<tr><td colspan="2"><div class="groupHeader">WISHBONE slave</div></td></tr>
61 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classocs__serial.html#a220f1561e548a7d1762e444e0a3a8255">CYC_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
62 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classocs__serial.html#a71181c2f7c1786e7c8d36efcc5cd6384">STB_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
63 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classocs__serial.html#a26ba3360a85981afe01b1ba0d42ded79">WE_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
64 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classocs__serial.html#ab522ee14d28ba506e3257da274de8052">ADR_I</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">8</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
65 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classocs__serial.html#ae600c0f33099d217d6d6590c913a0474">SEL_I</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
66 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classocs__serial.html#ae8dce78204888df829f52c2943d646bd">DAT_I</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
67 
<tr><td colspan="2"><div class="groupHeader">Not aligned register access on a 32-bit WISHBONE bus</div></td></tr>
68 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classocs__serial.html#a41b01454461979054072a9dd162861fe">na_dskbytr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">15</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
69 
<tr><td colspan="2"><h2><a name="Outputs"></a>
70 
Outputs</h2></td></tr>
71 
 <tr><td colspan="2"><div class="groupHeader">WISHBONE slave</div></td></tr>
72 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classocs__serial.html#a845b761bb592b34bbef8610710b4d089">DAT_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
73 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classocs__serial.html#a469e46a6b2d056ab92f642bd7166a09b">ACK_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b>  </td></tr>
74 
<tr><td colspan="2"><div class="groupHeader">Not aligned register access on a 32-bit WISHBONE bus</div></td></tr>
75 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classocs__serial.html#a22cfe10bb9f32bd121b3e485129036ad">na_dskbytr_read</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
76 
</table>
77 
<hr/><a name="_details"></a><h2>Detailed Description</h2>
78 
<p>OCS serial port implementation with WISHBONE slave interface. [functionality not implemented]. </p>
79 
 <p>List of serial registers: </p>
80 
<div class="fragment"><pre class="fragment">
81 
Not implemented:
82 
    SERDATR     *018  R   P       Serial port data and status read              read implemented here
83 
     [DSKBYTR   *01A  R   P       Disk data byte and status read                read implemented here]
84 
 
85 
    SERDAT      *030  W   P       Serial port data and stop bits write
86 
    SERPER      *032  W   P       Serial port period and control
87 
</pre></div>
88 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00042">42</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
89 
<hr/><h2>Member Function Documentation</h2>
90 
<a class="anchor" id="a52fa402c182371c96de65a44f4d0ad27"></a><!-- doxytag: member="ocs_serial::ALWAYS_49" ref="a52fa402c182371c96de65a44f4d0ad27" args="CLK_I, reset_n" -->
91 
<div class="memitem">
92 
<div class="memproto">
93 
      <table class="memname">
94 
        <tr>
95 
          <td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_49          <td></td>
96 
          <td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classocs__serial.html#afaf38f6309d65be30657673eda60b0d5">CLK_I</a></b> <span class="vhdlchar"> </span></b>  <em><span class="vhdlkeyword"></span></em> , </td>
97 
        </tr>
98 
        <tr>
99 
          <td class="paramkey"></td>
100 
          <td></td>
101 
          <td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classocs__serial.html#ab056ba3c82108a98db62cab2629c2f11">reset_n</a></b> <span class="vhdlchar"> </span></b>  <em><span class="vhdlkeyword"></span></em> ) </td>
102 
        </tr>
103 
<code> [Always Construct]</code></td>
104 
        </tr>
105 
      </table>
106 
</div>
107 
<div class="memdoc">
108 
 
109 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00072">72</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
110 
 
111 
</div>
112 
</div>
113 
<hr/><h2>Member Data Documentation</h2>
114 
<a class="anchor" id="afaf38f6309d65be30657673eda60b0d5"></a><!-- doxytag: member="ocs_serial::CLK_I" ref="afaf38f6309d65be30657673eda60b0d5" args="" -->
115 
<div class="memitem">
116 
<div class="memproto">
117 
      <table class="memname">
118 
        <tr>
119 
          <td class="memname"><span class="stringliteral"><a class="el" href="classocs__serial.html#afaf38f6309d65be30657673eda60b0d5">CLK_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
120 
        </tr>
121 
      </table>
122 
</div>
123 
<div class="memdoc">
124 
 
125 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00045">45</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
126 
 
127 
</div>
128 
</div>
129 
<a class="anchor" id="ab056ba3c82108a98db62cab2629c2f11"></a><!-- doxytag: member="ocs_serial::reset_n" ref="ab056ba3c82108a98db62cab2629c2f11" args="" -->
130 
<div class="memitem">
131 
<div class="memproto">
132 
      <table class="memname">
133 
        <tr>
134 
          <td class="memname"><span class="stringliteral"><a class="el" href="classocs__serial.html#ab056ba3c82108a98db62cab2629c2f11">reset_n</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
135 
        </tr>
136 
      </table>
137 
</div>
138 
<div class="memdoc">
139 
 
140 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00046">46</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
141 
 
142 
</div>
143 
</div>
144 
<a class="anchor" id="a220f1561e548a7d1762e444e0a3a8255"></a><!-- doxytag: member="ocs_serial::CYC_I" ref="a220f1561e548a7d1762e444e0a3a8255" args="" -->
145 
<div class="memitem">
146 
<div class="memproto">
147 
      <table class="memname">
148 
        <tr>
149 
          <td class="memname"><span class="stringliteral"><a class="el" href="classocs__serial.html#a220f1561e548a7d1762e444e0a3a8255">CYC_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
150 
        </tr>
151 
      </table>
152 
</div>
153 
<div class="memdoc">
154 
 
155 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00051">51</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
156 
 
157 
</div>
158 
</div>
159 
<a class="anchor" id="a71181c2f7c1786e7c8d36efcc5cd6384"></a><!-- doxytag: member="ocs_serial::STB_I" ref="a71181c2f7c1786e7c8d36efcc5cd6384" args="" -->
160 
<div class="memitem">
161 
<div class="memproto">
162 
      <table class="memname">
163 
        <tr>
164 
          <td class="memname"><span class="stringliteral"><a class="el" href="classocs__serial.html#a71181c2f7c1786e7c8d36efcc5cd6384">STB_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
165 
        </tr>
166 
      </table>
167 
</div>
168 
<div class="memdoc">
169 
 
170 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00052">52</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
171 
 
172 
</div>
173 
</div>
174 
<a class="anchor" id="a26ba3360a85981afe01b1ba0d42ded79"></a><!-- doxytag: member="ocs_serial::WE_I" ref="a26ba3360a85981afe01b1ba0d42ded79" args="" -->
175 
<div class="memitem">
176 
<div class="memproto">
177 
      <table class="memname">
178 
        <tr>
179 
          <td class="memname"><span class="stringliteral"><a class="el" href="classocs__serial.html#a26ba3360a85981afe01b1ba0d42ded79">WE_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
180 
        </tr>
181 
      </table>
182 
</div>
183 
<div class="memdoc">
184 
 
185 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00053">53</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
186 
 
187 
</div>
188 
</div>
189 
<a class="anchor" id="ab522ee14d28ba506e3257da274de8052"></a><!-- doxytag: member="ocs_serial::ADR_I" ref="ab522ee14d28ba506e3257da274de8052" args="" -->
190 
<div class="memitem">
191 
<div class="memproto">
192 
      <table class="memname">
193 
        <tr>
194 
          <td class="memname"><span class="stringliteral"><a class="el" href="classocs__serial.html#ab522ee14d28ba506e3257da274de8052">ADR_I</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">8</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
195 
        </tr>
196 
      </table>
197 
</div>
198 
<div class="memdoc">
199 
 
200 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00054">54</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
201 
 
202 
</div>
203 
</div>
204 
<a class="anchor" id="ae600c0f33099d217d6d6590c913a0474"></a><!-- doxytag: member="ocs_serial::SEL_I" ref="ae600c0f33099d217d6d6590c913a0474" args="" -->
205 
<div class="memitem">
206 
<div class="memproto">
207 
      <table class="memname">
208 
        <tr>
209 
          <td class="memname"><span class="stringliteral"><a class="el" href="classocs__serial.html#ae600c0f33099d217d6d6590c913a0474">SEL_I</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
210 
        </tr>
211 
      </table>
212 
</div>
213 
<div class="memdoc">
214 
 
215 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00055">55</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
216 
 
217 
</div>
218 
</div>
219 
<a class="anchor" id="ae8dce78204888df829f52c2943d646bd"></a><!-- doxytag: member="ocs_serial::DAT_I" ref="ae8dce78204888df829f52c2943d646bd" args="" -->
220 
<div class="memitem">
221 
<div class="memproto">
222 
      <table class="memname">
223 
        <tr>
224 
          <td class="memname"><span class="stringliteral"><a class="el" href="classocs__serial.html#ae8dce78204888df829f52c2943d646bd">DAT_I</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
225 
        </tr>
226 
      </table>
227 
</div>
228 
<div class="memdoc">
229 
 
230 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00056">56</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
231 
 
232 
</div>
233 
</div>
234 
<a class="anchor" id="a845b761bb592b34bbef8610710b4d089"></a><!-- doxytag: member="ocs_serial::DAT_O" ref="a845b761bb592b34bbef8610710b4d089" args="" -->
235 
<div class="memitem">
236 
<div class="memproto">
237 
      <table class="memname">
238 
        <tr>
239 
          <td class="memname"><span class="stringliteral"><a class="el" href="classocs__serial.html#a845b761bb592b34bbef8610710b4d089">DAT_O</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
240 
        </tr>
241 
      </table>
242 
</div>
243 
<div class="memdoc">
244 
 
245 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00057">57</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
246 
 
247 
</div>
248 
</div>
249 
<a class="anchor" id="a469e46a6b2d056ab92f642bd7166a09b"></a><!-- doxytag: member="ocs_serial::ACK_O" ref="a469e46a6b2d056ab92f642bd7166a09b" args="" -->
250 
<div class="memitem">
251 
<div class="memproto">
252 
      <table class="memname">
253 
        <tr>
254 
          <td class="memname"><span class="stringliteral"><a class="el" href="classocs__serial.html#a469e46a6b2d056ab92f642bd7166a09b">ACK_O</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
255 
        </tr>
256 
      </table>
257 
</div>
258 
<div class="memdoc">
259 
 
260 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00058">58</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
261 
 
262 
</div>
263 
</div>
264 
<a class="anchor" id="a22cfe10bb9f32bd121b3e485129036ad"></a><!-- doxytag: member="ocs_serial::na_dskbytr_read" ref="a22cfe10bb9f32bd121b3e485129036ad" args="" -->
265 
<div class="memitem">
266 
<div class="memproto">
267 
      <table class="memname">
268 
        <tr>
269 
          <td class="memname"><span class="stringliteral"><a class="el" href="classocs__serial.html#a22cfe10bb9f32bd121b3e485129036ad">na_dskbytr_read</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
270 
        </tr>
271 
      </table>
272 
</div>
273 
<div class="memdoc">
274 
 
275 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00064">64</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
276 
 
277 
</div>
278 
</div>
279 
<a class="anchor" id="a41b01454461979054072a9dd162861fe"></a><!-- doxytag: member="ocs_serial::na_dskbytr" ref="a41b01454461979054072a9dd162861fe" args="" -->
280 
<div class="memitem">
281 
<div class="memproto">
282 
      <table class="memname">
283 
        <tr>
284 
          <td class="memname"><span class="stringliteral"><a class="el" href="classocs__serial.html#a41b01454461979054072a9dd162861fe">na_dskbytr</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">15</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
285 
        </tr>
286 
      </table>
287 
</div>
288 
<div class="memdoc">
289 
 
290 
<p>Definition at line <a class="el" href="ocs__serial_8v_source.html#l00065">65</a> of file <a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a>.</p>
291 
 
292 
</div>
293 
</div>
294 
<hr/>The documentation for this class was generated from the following file:<ul>
295 
<li><a class="el" href="ocs__serial_8v_source.html">ocs_serial.v</a></li>
296 
</ul>
297 
</div>
298 
<hr class="footer"/><address class="footer"><small>Generated on Mon Dec 20 2010 21:20:20 for aoOCS by&#160;
299 
<a href="http://www.doxygen.org/index.html">
300 
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
301 
</body>
302 
</html>

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.