OpenCores
URL https://opencores.org/ocsvn/aoocs/aoocs/trunk

Subversion Repositories aoocs

[/] [aoocs/] [trunk/] [doc/] [doxygen/] [html/] [group__wb__master.html] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alfik 
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
2 
<html xmlns="http://www.w3.org/1999/xhtml">
3 
<head>
4 
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
5 
<title>aoOCS: WISHBONE master</title>
6 
<link href="tabs.css" rel="stylesheet" type="text/css"/>
7 
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
8 
</head>
9 
<body>
10 
<!-- Generated by Doxygen 1.7.2 -->
11 
<div class="navigation" id="top">
12 
  <div class="tabs">
13 
    <ul class="tablist">
14 
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
15 
      <li><a href="modules.html"><span>Modules</span></a></li>
16 
      <li><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
17 
      <li><a href="files.html"><span>Files</span></a></li>
18 
    </ul>
19 
  </div>
20 
</div>
21 
<div class="header">
22 
  <div class="summary">
23 
<a href="#var-members">Variables</a>  </div>
24 
  <div class="headertitle">
25 
<h1>WISHBONE master</h1>  </div>
26 
</div>
27 
<div class="contents">
28 
<table class="memberdecls">
29 
<tr><td colspan="2"><h2><a name="Inputs"></a>
30 
Inputs</h2></td></tr>
31 
 <tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__wb__master.html#ga43023ca5b10436978bee8b7490b8052f">master_DAT_I</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
32 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__wb__master.html#ga678f56e8ea776b9b8c55b535c4fd87d0">ACK_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
33 
<tr><td colspan="2"><h2><a name="Outputs"></a>
34 
Outputs</h2></td></tr>
35 
 <tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__wb__master.html#gacf1d2176b07ca40244e82d8713b7b432">CYC_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b>  </td></tr>
36 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__wb__master.html#gac8381d804c3f51a358f321a448758aa5">STB_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b>  </td></tr>
37 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__wb__master.html#gaea0db9697f80ba98b8e8255ed72abf01">WE_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b>  </td></tr>
38 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__wb__master.html#ga98fca6b1de4fd3f562f4f5945dba4479">ADR_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
39 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__wb__master.html#ga707498501ca4645a1d05218d004385f5">SEL_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
40 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__wb__master.html#ga567c4f3a13a304d518f1738c33bdacbd">master_DAT_O</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
41 
</table>
42 
<hr/><h2>Variable Documentation</h2>
43 
<a class="anchor" id="gacf1d2176b07ca40244e82d8713b7b432"></a><!-- doxytag: member="ocs_blitter::CYC_O" ref="gacf1d2176b07ca40244e82d8713b7b432" args="" -->
44 
<div class="memitem">
45 
<div class="memproto">
46 
      <table class="memname">
47 
        <tr>
48 
          <td class="memname"><span class="stringliteral"><a class="el" href="group__wb__master.html#gacf1d2176b07ca40244e82d8713b7b432">CYC_O</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
49 
        </tr>
50 
      </table>
51 
</div>
52 
<div class="memdoc">
53 
 
54 
<p>Definition at line <a class="el" href="ocs__blitter_8v_source.html#l00039">39</a> of file <a class="el" href="ocs__blitter_8v_source.html">ocs_blitter.v</a>.</p>
55 
 
56 
</div>
57 
</div>
58 
<a class="anchor" id="gac8381d804c3f51a358f321a448758aa5"></a><!-- doxytag: member="ocs_blitter::STB_O" ref="gac8381d804c3f51a358f321a448758aa5" args="" -->
59 
<div class="memitem">
60 
<div class="memproto">
61 
      <table class="memname">
62 
        <tr>
63 
          <td class="memname"><span class="stringliteral"><a class="el" href="group__wb__master.html#gac8381d804c3f51a358f321a448758aa5">STB_O</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
64 
        </tr>
65 
      </table>
66 
</div>
67 
<div class="memdoc">
68 
 
69 
<p>Definition at line <a class="el" href="ocs__blitter_8v_source.html#l00040">40</a> of file <a class="el" href="ocs__blitter_8v_source.html">ocs_blitter.v</a>.</p>
70 
 
71 
</div>
72 
</div>
73 
<a class="anchor" id="gaea0db9697f80ba98b8e8255ed72abf01"></a><!-- doxytag: member="ocs_blitter::WE_O" ref="gaea0db9697f80ba98b8e8255ed72abf01" args="" -->
74 
<div class="memitem">
75 
<div class="memproto">
76 
      <table class="memname">
77 
        <tr>
78 
          <td class="memname"><span class="stringliteral"><a class="el" href="group__wb__master.html#gaea0db9697f80ba98b8e8255ed72abf01">WE_O</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
79 
        </tr>
80 
      </table>
81 
</div>
82 
<div class="memdoc">
83 
 
84 
<p>Definition at line <a class="el" href="ocs__blitter_8v_source.html#l00041">41</a> of file <a class="el" href="ocs__blitter_8v_source.html">ocs_blitter.v</a>.</p>
85 
 
86 
</div>
87 
</div>
88 
<a class="anchor" id="ga98fca6b1de4fd3f562f4f5945dba4479"></a><!-- doxytag: member="ocs_blitter::ADR_O" ref="ga98fca6b1de4fd3f562f4f5945dba4479" args="" -->
89 
<div class="memitem">
90 
<div class="memproto">
91 
      <table class="memname">
92 
        <tr>
93 
          <td class="memname"><span class="stringliteral"><a class="el" href="group__wb__master.html#ga98fca6b1de4fd3f562f4f5945dba4479">ADR_O</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
94 
        </tr>
95 
      </table>
96 
</div>
97 
<div class="memdoc">
98 
 
99 
<p>Definition at line <a class="el" href="ocs__blitter_8v_source.html#l00042">42</a> of file <a class="el" href="ocs__blitter_8v_source.html">ocs_blitter.v</a>.</p>
100 
 
101 
</div>
102 
</div>
103 
<a class="anchor" id="ga707498501ca4645a1d05218d004385f5"></a><!-- doxytag: member="ocs_blitter::SEL_O" ref="ga707498501ca4645a1d05218d004385f5" args="" -->
104 
<div class="memitem">
105 
<div class="memproto">
106 
      <table class="memname">
107 
        <tr>
108 
          <td class="memname"><span class="stringliteral"><a class="el" href="group__wb__master.html#ga707498501ca4645a1d05218d004385f5">SEL_O</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">3</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
109 
        </tr>
110 
      </table>
111 
</div>
112 
<div class="memdoc">
113 
 
114 
<p>Definition at line <a class="el" href="ocs__blitter_8v_source.html#l00043">43</a> of file <a class="el" href="ocs__blitter_8v_source.html">ocs_blitter.v</a>.</p>
115 
 
116 
</div>
117 
</div>
118 
<a class="anchor" id="ga567c4f3a13a304d518f1738c33bdacbd"></a><!-- doxytag: member="ocs_blitter::master_DAT_O" ref="ga567c4f3a13a304d518f1738c33bdacbd" args="" -->
119 
<div class="memitem">
120 
<div class="memproto">
121 
      <table class="memname">
122 
        <tr>
123 
          <td class="memname"><span class="stringliteral"><a class="el" href="group__wb__master.html#ga567c4f3a13a304d518f1738c33bdacbd">master_DAT_O</a></span> <b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
124 
        </tr>
125 
      </table>
126 
</div>
127 
<div class="memdoc">
128 
 
129 
<p>Definition at line <a class="el" href="ocs__blitter_8v_source.html#l00044">44</a> of file <a class="el" href="ocs__blitter_8v_source.html">ocs_blitter.v</a>.</p>
130 
 
131 
</div>
132 
</div>
133 
<a class="anchor" id="ga43023ca5b10436978bee8b7490b8052f"></a><!-- doxytag: member="ocs_blitter::master_DAT_I" ref="ga43023ca5b10436978bee8b7490b8052f" args="" -->
134 
<div class="memitem">
135 
<div class="memproto">
136 
      <table class="memname">
137 
        <tr>
138 
          <td class="memname"><span class="stringliteral"><a class="el" href="group__wb__master.html#ga43023ca5b10436978bee8b7490b8052f">master_DAT_I</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
139 
        </tr>
140 
      </table>
141 
</div>
142 
<div class="memdoc">
143 
 
144 
<p>Definition at line <a class="el" href="ocs__blitter_8v_source.html#l00045">45</a> of file <a class="el" href="ocs__blitter_8v_source.html">ocs_blitter.v</a>.</p>
145 
 
146 
</div>
147 
</div>
148 
<a class="anchor" id="ga678f56e8ea776b9b8c55b535c4fd87d0"></a><!-- doxytag: member="ocs_blitter::ACK_I" ref="ga678f56e8ea776b9b8c55b535c4fd87d0" args="" -->
149 
<div class="memitem">
150 
<div class="memproto">
151 
      <table class="memname">
152 
        <tr>
153 
          <td class="memname"><span class="stringliteral"><a class="el" href="group__wb__master.html#ga678f56e8ea776b9b8c55b535c4fd87d0">ACK_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
154 
        </tr>
155 
      </table>
156 
</div>
157 
<div class="memdoc">
158 
 
159 
<p>Definition at line <a class="el" href="ocs__blitter_8v_source.html#l00046">46</a> of file <a class="el" href="ocs__blitter_8v_source.html">ocs_blitter.v</a>.</p>
160 
 
161 
</div>
162 
</div>
163 
</div>
164 
<hr class="footer"/><address class="footer"><small>Generated on Tue Dec 14 2010 23:32:01 for aoOCS by&#160;
165 
<a href="http://www.doxygen.org/index.html">
166 
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
167 
</body>
168 
</html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.