OpenCores
URL https://opencores.org/ocsvn/aoocs/aoocs/trunk

Subversion Repositories aoocs

[/] [aoocs/] [trunk/] [tests/] [ssram_test/] [ssram_test.qsf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alfik 
# -------------------------------------------------------------------------- #
2 
#
3 
# Copyright (C) 1991-2010 Altera Corporation
4 
# Your use of Altera Corporation's design tools, logic functions
5 
# and other software and tools, and its AMPP partner logic
6 
# functions, and any output files from any of the foregoing
7 
# (including device programming or simulation files), and any
8 
# associated documentation or information are expressly subject
9 
# to the terms and conditions of the Altera Program License
10 
# Subscription Agreement, Altera MegaCore Function License
11 
# Agreement, or other applicable license agreement, including,
12 
# without limitation, that your use is for the sole purpose of
13 
# programming logic devices manufactured by Altera and sold by
14 
# Altera or its authorized distributors.  Please refer to the
15 
# applicable agreement for further details.
16 
#
17 
# -------------------------------------------------------------------------- #
18 
#
19 
# Quartus II
20 
# Version 10.0 Build 218 06/27/2010 SJ Web Edition
21 
# Date created = 16:32:58  August 07, 2010
22 
#
23 
# -------------------------------------------------------------------------- #
24 
#
25 
# Notes:
26 
#
27 
# 1) The default values for assignments are stored in the file:
28 
#               ssram_test_assignment_defaults.qdf
29 
#    If this file doesn't exist, see file:
30 
#               assignment_defaults.qdf
31 
#
32 
# 2) Altera recommends that you do not modify this file. This
33 
#    file is updated automatically by the Quartus II software
34 
#    and any changes you make may be lost or overwritten.
35 
#
36 
# -------------------------------------------------------------------------- #
37 
 
38 
 
39 
set_global_assignment -name FAMILY "Cyclone II"
40 
set_global_assignment -name DEVICE EP2C70F896C6
41 
set_global_assignment -name TOP_LEVEL_ENTITY ssram_test
42 
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 10.0
43 
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:32:58  AUGUST 07, 2010"
44 
set_global_assignment -name LAST_QUARTUS_VERSION 10.0
45 
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
46 
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
47 
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 896
48 
set_global_assignment -name VERILOG_FILE ssram_test.v
49 
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
50 
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
51 
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
52 
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
53 
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
54 
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
55 
 
56 
set_location_assignment PIN_R3 -to clk
57 
set_location_assignment PIN_AA23 -to reset_n
58 
set_location_assignment PIN_AG8 -to ssram_address[0]
59 
set_location_assignment PIN_AF8 -to ssram_address[1]
60 
set_location_assignment PIN_AF14 -to ssram_address[10]
61 
set_location_assignment PIN_AG14 -to ssram_address[11]
62 
set_location_assignment PIN_AE15 -to ssram_address[12]
63 
set_location_assignment PIN_AF15 -to ssram_address[13]
64 
set_location_assignment PIN_AC16 -to ssram_address[14]
65 
set_location_assignment PIN_AF20 -to ssram_address[15]
66 
set_location_assignment PIN_AG20 -to ssram_address[16]
67 
set_location_assignment PIN_AE11 -to ssram_address[17]
68 
set_location_assignment PIN_AF11 -to ssram_address[18]
69 
#set_location_assignment PIN_AG10 -to ssram_address[19]
70 
set_location_assignment PIN_AH7 -to ssram_address[2]
71 
#set_location_assignment PIN_AG9 -to ssram_address[20]
72 
set_location_assignment PIN_AG7 -to ssram_address[3]
73 
set_location_assignment PIN_AG6 -to ssram_address[4]
74 
set_location_assignment PIN_AG5 -to ssram_address[5]
75 
set_location_assignment PIN_AE12 -to ssram_address[6]
76 
set_location_assignment PIN_AG12 -to ssram_address[7]
77 
set_location_assignment PIN_AD13 -to ssram_address[8]
78 
set_location_assignment PIN_AE13 -to ssram_address[9]
79 
set_location_assignment PIN_AG17 -to ssram_adsc_n
80 
set_location_assignment PIN_AC18 -to ssram_adsp_n
81 
set_location_assignment PIN_AD16 -to ssram_advance_n
82 
set_location_assignment PIN_AC21 -to ssram_byteen_n[0]
83 
set_location_assignment PIN_AC20 -to ssram_byteen_n[1]
84 
set_location_assignment PIN_AD20 -to ssram_byteen_n[2]
85 
set_location_assignment PIN_AH20 -to ssram_byteen_n[3]
86 
set_location_assignment PIN_AH19 -to ssram_ce1_n
87 
set_location_assignment PIN_AG19 -to ssram_ce2
88 
set_location_assignment PIN_AD22 -to ssram_ce3_n
89 
set_location_assignment PIN_AD7 -to ssram_clk
90 
set_location_assignment PIN_AK9 -to ssram_data[32]
91 
set_location_assignment PIN_AJ23 -to ssram_data[33]
92 
set_location_assignment PIN_AK20 -to ssram_data[34]
93 
set_location_assignment PIN_AJ9 -to ssram_data[35]
94 
set_location_assignment PIN_AH10 -to ssram_data[0]
95 
set_location_assignment PIN_AJ10 -to ssram_data[1]
96 
set_location_assignment PIN_AH17 -to ssram_data[10]
97 
set_location_assignment PIN_AJ18 -to ssram_data[11]
98 
set_location_assignment PIN_AH18 -to ssram_data[12]
99 
set_location_assignment PIN_AK19 -to ssram_data[13]
100 
set_location_assignment PIN_AJ19 -to ssram_data[14]
101 
set_location_assignment PIN_AK23 -to ssram_data[15]
102 
set_location_assignment PIN_AJ20 -to ssram_data[16]
103 
set_location_assignment PIN_AK21 -to ssram_data[17]
104 
set_location_assignment PIN_AJ21 -to ssram_data[18]
105 
set_location_assignment PIN_AK22 -to ssram_data[19]
106 
set_location_assignment PIN_AK10 -to ssram_data[2]
107 
set_location_assignment PIN_AJ22 -to ssram_data[20]
108 
set_location_assignment PIN_AH15 -to ssram_data[21]
109 
set_location_assignment PIN_AJ15 -to ssram_data[22]
110 
set_location_assignment PIN_AJ16 -to ssram_data[23]
111 
set_location_assignment PIN_AK14 -to ssram_data[24]
112 
set_location_assignment PIN_AJ14 -to ssram_data[25]
113 
set_location_assignment PIN_AJ13 -to ssram_data[26]
114 
set_location_assignment PIN_AH13 -to ssram_data[27]
115 
set_location_assignment PIN_AK12 -to ssram_data[28]
116 
set_location_assignment PIN_AK7 -to ssram_data[29]
117 
set_location_assignment PIN_AJ11 -to ssram_data[3]
118 
set_location_assignment PIN_AJ8 -to ssram_data[30]
119 
set_location_assignment PIN_AK8 -to ssram_data[31]
120 
set_location_assignment PIN_AK11 -to ssram_data[4]
121 
set_location_assignment PIN_AH12 -to ssram_data[5]
122 
set_location_assignment PIN_AJ12 -to ssram_data[6]
123 
set_location_assignment PIN_AH16 -to ssram_data[7]
124 
set_location_assignment PIN_AK17 -to ssram_data[8]
125 
set_location_assignment PIN_AJ17 -to ssram_data[9]
126 
set_location_assignment PIN_AG18 -to ssram_globalw_n
127 
set_location_assignment PIN_AD18 -to ssram_oe_n
128 
set_location_assignment PIN_AF18 -to ssram_writeen_n
129 
set_location_assignment PIN_AC13 -to debug[0]
130 
set_location_assignment PIN_AB13 -to debug[1]
131 
set_location_assignment PIN_AC12 -to debug[2]
132 
set_location_assignment PIN_AB12 -to debug[3]
133 
set_location_assignment PIN_AC11 -to debug[4]
134 
set_location_assignment PIN_AD9 -to debug[5]
135 
set_location_assignment PIN_AD8 -to debug[6]
136 
set_location_assignment PIN_AJ7 -to debug[7]
137 
 
138 
 
139 
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
140 
 
141 
set_parameter -name CYCLONEII_SAFE_WRITE "\"VERIFIED_SAFE\"" -to "altsyncram:debug_ram_inst"
142 
 
143 
 
144 
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.