1 |
2 |
alfik |
# TCL File Generated by Component Editor 14.0
|
2 |
|
|
# Sat Aug 09 21:23:31 CEST 2014
|
3 |
|
|
# DO NOT MODIFY
|
4 |
|
|
|
5 |
|
|
|
6 |
|
|
#
|
7 |
|
|
# simple_clock "simple_clock" v1.0
|
8 |
|
|
# 2014.08.09.21:23:31
|
9 |
|
|
#
|
10 |
|
|
#
|
11 |
|
|
|
12 |
|
|
#
|
13 |
|
|
# request TCL package from ACDS 14.0
|
14 |
|
|
#
|
15 |
|
|
package require -exact qsys 14.0
|
16 |
|
|
|
17 |
|
|
|
18 |
|
|
#
|
19 |
|
|
# module simple_clock
|
20 |
|
|
#
|
21 |
|
|
set_module_property DESCRIPTION ""
|
22 |
|
|
set_module_property NAME simple_clock
|
23 |
|
|
set_module_property VERSION 1.0
|
24 |
|
|
set_module_property INTERNAL false
|
25 |
|
|
set_module_property OPAQUE_ADDRESS_MAP true
|
26 |
|
|
set_module_property AUTHOR ""
|
27 |
|
|
set_module_property DISPLAY_NAME simple_clock
|
28 |
|
|
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
|
29 |
|
|
set_module_property EDITABLE true
|
30 |
|
|
set_module_property REPORT_TO_TALKBACK false
|
31 |
|
|
set_module_property ALLOW_GREYBOX_GENERATION false
|
32 |
|
|
set_module_property REPORT_HIERARCHY false
|
33 |
|
|
|
34 |
|
|
|
35 |
|
|
#
|
36 |
|
|
# file sets
|
37 |
|
|
#
|
38 |
|
|
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
|
39 |
|
|
set_fileset_property QUARTUS_SYNTH TOP_LEVEL simple_clock
|
40 |
|
|
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
|
41 |
|
|
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
|
42 |
|
|
add_fileset_file simple_clock.v VERILOG PATH simple_clock/simple_clock.v TOP_LEVEL_FILE
|
43 |
|
|
|
44 |
|
|
|
45 |
|
|
#
|
46 |
|
|
# parameters
|
47 |
|
|
#
|
48 |
|
|
|
49 |
|
|
|
50 |
|
|
#
|
51 |
|
|
# display items
|
52 |
|
|
#
|
53 |
|
|
|
54 |
|
|
|
55 |
|
|
#
|
56 |
|
|
# connection point clock
|
57 |
|
|
#
|
58 |
|
|
add_interface clock clock end
|
59 |
|
|
set_interface_property clock clockRate 0
|
60 |
|
|
set_interface_property clock ENABLED true
|
61 |
|
|
set_interface_property clock EXPORT_OF ""
|
62 |
|
|
set_interface_property clock PORT_NAME_MAP ""
|
63 |
|
|
set_interface_property clock CMSIS_SVD_VARIABLES ""
|
64 |
|
|
set_interface_property clock SVD_ADDRESS_GROUP ""
|
65 |
|
|
|
66 |
|
|
add_interface_port clock clk clk Input 1
|
67 |
|
|
|
68 |
|
|
|
69 |
|
|
#
|
70 |
|
|
# connection point avalon_slave_0
|
71 |
|
|
#
|
72 |
|
|
add_interface avalon_slave_0 avalon end
|
73 |
|
|
set_interface_property avalon_slave_0 addressUnits WORDS
|
74 |
|
|
set_interface_property avalon_slave_0 associatedClock clock
|
75 |
|
|
set_interface_property avalon_slave_0 associatedReset reset_sink
|
76 |
|
|
set_interface_property avalon_slave_0 bitsPerSymbol 8
|
77 |
|
|
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
|
78 |
|
|
set_interface_property avalon_slave_0 burstcountUnits WORDS
|
79 |
|
|
set_interface_property avalon_slave_0 explicitAddressSpan 0
|
80 |
|
|
set_interface_property avalon_slave_0 holdTime 0
|
81 |
|
|
set_interface_property avalon_slave_0 linewrapBursts false
|
82 |
|
|
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
|
83 |
|
|
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
|
84 |
|
|
set_interface_property avalon_slave_0 readLatency 0
|
85 |
|
|
set_interface_property avalon_slave_0 readWaitTime 1
|
86 |
|
|
set_interface_property avalon_slave_0 setupTime 0
|
87 |
|
|
set_interface_property avalon_slave_0 timingUnits Cycles
|
88 |
|
|
set_interface_property avalon_slave_0 writeWaitTime 0
|
89 |
|
|
set_interface_property avalon_slave_0 ENABLED true
|
90 |
|
|
set_interface_property avalon_slave_0 EXPORT_OF ""
|
91 |
|
|
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
|
92 |
|
|
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
|
93 |
|
|
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""
|
94 |
|
|
|
95 |
|
|
add_interface_port avalon_slave_0 avs_write write Input 1
|
96 |
|
|
add_interface_port avalon_slave_0 avs_writedata writedata Input 32
|
97 |
|
|
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
|
98 |
|
|
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
|
99 |
|
|
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
|
100 |
|
|
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0
|
101 |
|
|
|
102 |
|
|
|
103 |
|
|
#
|
104 |
|
|
# connection point reset_sink
|
105 |
|
|
#
|
106 |
|
|
add_interface reset_sink reset end
|
107 |
|
|
set_interface_property reset_sink associatedClock clock
|
108 |
|
|
set_interface_property reset_sink synchronousEdges DEASSERT
|
109 |
|
|
set_interface_property reset_sink ENABLED true
|
110 |
|
|
set_interface_property reset_sink EXPORT_OF ""
|
111 |
|
|
set_interface_property reset_sink PORT_NAME_MAP ""
|
112 |
|
|
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
|
113 |
|
|
set_interface_property reset_sink SVD_ADDRESS_GROUP ""
|
114 |
|
|
|
115 |
|
|
add_interface_port reset_sink rst_n reset_n Input 1
|
116 |
|
|
|
117 |
|
|
|
118 |
|
|
#
|
119 |
|
|
# connection point interrupt_sender
|
120 |
|
|
#
|
121 |
|
|
add_interface interrupt_sender interrupt end
|
122 |
|
|
set_interface_property interrupt_sender associatedAddressablePoint ""
|
123 |
|
|
set_interface_property interrupt_sender associatedClock clock
|
124 |
|
|
set_interface_property interrupt_sender associatedReset reset_sink
|
125 |
|
|
set_interface_property interrupt_sender bridgedReceiverOffset ""
|
126 |
|
|
set_interface_property interrupt_sender bridgesToReceiver ""
|
127 |
|
|
set_interface_property interrupt_sender ENABLED true
|
128 |
|
|
set_interface_property interrupt_sender EXPORT_OF ""
|
129 |
|
|
set_interface_property interrupt_sender PORT_NAME_MAP ""
|
130 |
|
|
set_interface_property interrupt_sender CMSIS_SVD_VARIABLES ""
|
131 |
|
|
set_interface_property interrupt_sender SVD_ADDRESS_GROUP ""
|
132 |
|
|
|
133 |
|
|
add_interface_port interrupt_sender irq irq Output 1
|
134 |
|
|
|