OpenCores
URL https://opencores.org/ocsvn/astron_multiplexer/astron_multiplexer/trunk

Subversion Repositories astron_multiplexer

[/] [astron_multiplexer/] [trunk/] [dp_frame_busy_arr.vhd] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 danv
-------------------------------------------------------------------------------
2
--
3
-- Copyright (C) 2015
4
-- ASTRON (Netherlands Institute for Radio Astronomy) <http://www.astron.nl/>
5
-- P.O.Box 2, 7990 AA Dwingeloo, The Netherlands
6
--
7
-- This program is free software: you can redistribute it and/or modify
8
-- it under the terms of the GNU General Public License as published by
9
-- the Free Software Foundation, either version 3 of the License, or
10
-- (at your option) any later version.
11
--
12
-- This program is distributed in the hope that it will be useful,
13
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
14
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
-- GNU General Public License for more details.
16
--
17
-- You should have received a copy of the GNU General Public License
18
-- along with this program.  If not, see <http://www.gnu.org/licenses/>.
19
--
20
-------------------------------------------------------------------------------
21
 
22
-- Purpose: Output frame busy control signal for array of streams
23
-- Description:
24
--   See dp_frame_busy.
25
 
26
LIBRARY IEEE, dp_pkg_lib;
27
USE IEEE.std_logic_1164.ALL;
28
USE dp_pkg_lib.dp_stream_pkg.ALL;
29
 
30
ENTITY dp_frame_busy_arr IS
31
  GENERIC (
32
    g_nof_inputs : NATURAL := 1;
33
    g_pipeline   : NATURAL := 0
34
  );
35
  PORT (
36
    rst             : IN  STD_LOGIC;
37
    clk             : IN  STD_LOGIC;
38
    snk_in_arr      : IN  t_dp_sosi_arr(g_nof_inputs-1 DOWNTO 0);
39
    snk_in_busy_arr : OUT STD_LOGIC_VECTOR(g_nof_inputs-1 DOWNTO 0)
40
  );
41
END dp_frame_busy_arr;
42
 
43
 
44
ARCHITECTURE str OF dp_frame_busy_arr IS
45
BEGIN
46
 
47
  gen_nof_inputs : FOR I IN 0 TO g_nof_inputs-1 GENERATE
48
    u_dp_frame_busy : ENTITY work.dp_frame_busy
49
    GENERIC MAP (
50
      g_pipeline => g_pipeline
51
    )
52
    PORT MAP (
53
      rst         => rst,
54
      clk         => clk,
55
      snk_in      => snk_in_arr(I),
56
      snk_in_busy => snk_in_busy_arr(I)
57
    );
58
  END GENERATE;
59
 
60
END str;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.