OpenCores
URL https://opencores.org/ocsvn/astron_multiplexer/astron_multiplexer/trunk

Subversion Repositories astron_multiplexer

[/] [astron_multiplexer/] [trunk/] [dp_frame_busy_arr.vhd] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 danv
-------------------------------------------------------------------------------
2
--
3 3 danv
-- Copyright 2020
4 2 danv
-- ASTRON (Netherlands Institute for Radio Astronomy) <http://www.astron.nl/>
5
-- P.O.Box 2, 7990 AA Dwingeloo, The Netherlands
6 3 danv
-- 
7
-- Licensed under the Apache License, Version 2.0 (the "License");
8
-- you may not use this file except in compliance with the License.
9
-- You may obtain a copy of the License at
10
-- 
11
--     http://www.apache.org/licenses/LICENSE-2.0
12
-- 
13
-- Unless required by applicable law or agreed to in writing, software
14
-- distributed under the License is distributed on an "AS IS" BASIS,
15
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
16
-- See the License for the specific language governing permissions and
17
-- limitations under the License.
18 2 danv
--
19
-------------------------------------------------------------------------------
20
 
21
-- Purpose: Output frame busy control signal for array of streams
22
-- Description:
23
--   See dp_frame_busy.
24
 
25
LIBRARY IEEE, dp_pkg_lib;
26
USE IEEE.std_logic_1164.ALL;
27
USE dp_pkg_lib.dp_stream_pkg.ALL;
28
 
29
ENTITY dp_frame_busy_arr IS
30
  GENERIC (
31
    g_nof_inputs : NATURAL := 1;
32
    g_pipeline   : NATURAL := 0
33
  );
34
  PORT (
35
    rst             : IN  STD_LOGIC;
36
    clk             : IN  STD_LOGIC;
37
    snk_in_arr      : IN  t_dp_sosi_arr(g_nof_inputs-1 DOWNTO 0);
38
    snk_in_busy_arr : OUT STD_LOGIC_VECTOR(g_nof_inputs-1 DOWNTO 0)
39
  );
40
END dp_frame_busy_arr;
41
 
42
 
43
ARCHITECTURE str OF dp_frame_busy_arr IS
44
BEGIN
45
 
46
  gen_nof_inputs : FOR I IN 0 TO g_nof_inputs-1 GENERATE
47
    u_dp_frame_busy : ENTITY work.dp_frame_busy
48
    GENERIC MAP (
49
      g_pipeline => g_pipeline
50
    )
51
    PORT MAP (
52
      rst         => rst,
53
      clk         => clk,
54
      snk_in      => snk_in_arr(I),
55
      snk_in_busy => snk_in_busy_arr(I)
56
    );
57
  END GENERATE;
58
 
59
END str;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.