1 |
2 |
danv |
-------------------------------------------------------------------------------
|
2 |
|
|
--
|
3 |
3 |
danv |
-- Copyright 2020
|
4 |
2 |
danv |
-- ASTRON (Netherlands Institute for Radio Astronomy) <http://www.astron.nl/>
|
5 |
|
|
-- P.O.Box 2, 7990 AA Dwingeloo, The Netherlands
|
6 |
3 |
danv |
--
|
7 |
|
|
-- Licensed under the Apache License, Version 2.0 (the "License");
|
8 |
|
|
-- you may not use this file except in compliance with the License.
|
9 |
|
|
-- You may obtain a copy of the License at
|
10 |
|
|
--
|
11 |
|
|
-- http://www.apache.org/licenses/LICENSE-2.0
|
12 |
|
|
--
|
13 |
|
|
-- Unless required by applicable law or agreed to in writing, software
|
14 |
|
|
-- distributed under the License is distributed on an "AS IS" BASIS,
|
15 |
|
|
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
16 |
|
|
-- See the License for the specific language governing permissions and
|
17 |
|
|
-- limitations under the License.
|
18 |
2 |
danv |
--
|
19 |
|
|
-------------------------------------------------------------------------------
|
20 |
|
|
|
21 |
|
|
LIBRARY ieee, technology_lib;
|
22 |
|
|
USE ieee.std_logic_1164.all;
|
23 |
|
|
USE work.tech_memory_component_pkg.ALL;
|
24 |
|
|
USE technology_lib.technology_pkg.ALL;
|
25 |
|
|
USE technology_lib.technology_select_pkg.ALL;
|
26 |
|
|
|
27 |
|
|
-- Declare IP libraries to ensure default binding in simulation. The IP library clause is ignored by synthesis.
|
28 |
|
|
LIBRARY ip_stratixiv_ram_lib;
|
29 |
|
|
--LIBRARY ip_arria10_ram_lib;
|
30 |
|
|
--LIBRARY ip_arria10_e3sge3_ram_lib;
|
31 |
|
|
--LIBRARY ip_arria10_e1sg_ram_lib;
|
32 |
|
|
|
33 |
|
|
ENTITY tech_memory_ram_cr_cw IS
|
34 |
|
|
GENERIC (
|
35 |
|
|
g_technology : NATURAL := c_tech_select_default;
|
36 |
|
|
g_adr_w : NATURAL := 5;
|
37 |
|
|
g_dat_w : NATURAL := 8;
|
38 |
|
|
g_nof_words : NATURAL := 2**5;
|
39 |
|
|
g_rd_latency : NATURAL := 2; -- choose 1 or 2
|
40 |
|
|
g_init_file : STRING := "UNUSED"
|
41 |
|
|
);
|
42 |
|
|
PORT
|
43 |
|
|
(
|
44 |
|
|
data : IN STD_LOGIC_VECTOR (g_dat_w-1 DOWNTO 0);
|
45 |
|
|
rdaddress : IN STD_LOGIC_VECTOR (g_adr_w-1 DOWNTO 0);
|
46 |
|
|
rdclock : IN STD_LOGIC ;
|
47 |
|
|
rdclocken : IN STD_LOGIC := '1';
|
48 |
|
|
wraddress : IN STD_LOGIC_VECTOR (g_adr_w-1 DOWNTO 0);
|
49 |
|
|
wrclock : IN STD_LOGIC := '1';
|
50 |
|
|
wrclocken : IN STD_LOGIC := '1';
|
51 |
|
|
wren : IN STD_LOGIC := '0';
|
52 |
|
|
q : OUT STD_LOGIC_VECTOR (g_dat_w-1 DOWNTO 0)
|
53 |
|
|
);
|
54 |
|
|
END tech_memory_ram_cr_cw;
|
55 |
|
|
|
56 |
|
|
ARCHITECTURE str OF tech_memory_ram_cr_cw IS
|
57 |
|
|
BEGIN
|
58 |
|
|
|
59 |
|
|
gen_ip_stratixiv : IF g_technology=c_tech_stratixiv GENERATE
|
60 |
|
|
u0 : ip_stratixiv_ram_cr_cw
|
61 |
|
|
GENERIC MAP (g_adr_w, g_dat_w, g_nof_words, g_rd_latency, g_init_file)
|
62 |
|
|
PORT MAP (data, rdaddress, rdclock, rdclocken, wraddress, wrclock, wrclocken, wren, q);
|
63 |
|
|
END GENERATE;
|
64 |
|
|
|
65 |
|
|
-- gen_ip_arria10 : IF g_technology=c_tech_arria10 GENERATE
|
66 |
|
|
-- u0 : ip_arria10_ram_cr_cw
|
67 |
|
|
-- GENERIC MAP (FALSE, g_adr_w, g_dat_w, g_nof_words, g_rd_latency, g_init_file)
|
68 |
|
|
-- PORT MAP (data, rdaddress, rdclock, wraddress, wrclock, wren, q);
|
69 |
|
|
-- END GENERATE;
|
70 |
|
|
--
|
71 |
|
|
-- gen_ip_arria10_e3sge3 : IF g_technology=c_tech_arria10_e3sge3 GENERATE
|
72 |
|
|
-- u0 : ip_arria10_e3sge3_ram_cr_cw
|
73 |
|
|
-- GENERIC MAP (FALSE, g_adr_w, g_dat_w, g_nof_words, g_rd_latency, g_init_file)
|
74 |
|
|
-- PORT MAP (data, rdaddress, rdclock, wraddress, wrclock, wren, q);
|
75 |
|
|
-- END GENERATE;
|
76 |
|
|
--
|
77 |
|
|
-- gen_ip_arria10_e1sg : IF g_technology=c_tech_arria10_e1sg GENERATE
|
78 |
|
|
-- u0 : ip_arria10_e1sg_ram_cr_cw
|
79 |
|
|
-- GENERIC MAP (FALSE, g_adr_w, g_dat_w, g_nof_words, g_rd_latency, g_init_file)
|
80 |
|
|
-- PORT MAP (data, rdaddress, rdclock, wraddress, wrclock, wren, q);
|
81 |
|
|
-- END GENERATE;
|
82 |
|
|
|
83 |
|
|
END ARCHITECTURE;
|