OpenCores
URL https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk

Subversion Repositories async_sdm_noc

[/] [async_sdm_noc/] [branches/] [clos_opt/] [clos_opt/] [syn/] [script/] [source.tcl] - Blame information for rev 78

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 26 wsong0210
# Asynchronous SDM NoC
2
# (C)2011 Wei Song
3
# Advanced Processor Technologies Group
4
# Computer Science, the Univ. of Manchester, UK
5
# 
6
# Authors: 
7
# Wei Song     wsong83@gmail.com
8
# 
9
# License: LGPL 3.0 or later
10
# 
11
# Source files for the wormhole/SDM routers
12
# 
13
# History:
14
# 26/05/2011  Initial version. <wsong83@gmail.com>
15 47 wsong0210
# 02/06/2011  Use separated comp4 file. <wsong83@gmail.com>
16 76 wsong0210
# 21/07/2011  Buffered Clos switch. <wsong83@gmail.com>
17 26 wsong0210
 
18
# the common verilog source files between VC and SDM
19
analyze -format verilog   ../../common/src/cell_lib.v
20
analyze -format verilog   ../../common/src/ctree.v
21
analyze -format sverilog  ../../common/src/dcb.v
22
analyze -format sverilog  ../../common/src/dcb_xy.v
23 78 wsong0210
analyze -format sverilog  ../../common/src/cb.v
24 26 wsong0210
analyze -format sverilog  ../../common/src/mnma.v
25
analyze -format sverilog  ../../common/src/mrma.v
26
analyze -format verilog   ../../common/src/mutex_arb.v
27
analyze -format sverilog  ../../common/src/pipe4.v
28 76 wsong0210
analyze -format verilog   ../../common/src/pipen.v
29
analyze -format verilog   ../../common/src/ppc.v
30 26 wsong0210
analyze -format sverilog  ../../common/src/rcb.v
31
analyze -format verilog   ../../common/src/tree_arb.v
32 47 wsong0210
analyze -format verilog   ../../common/src/comp4.v
33 26 wsong0210
 
34
# the private code of wormhole/SDM routers
35 76 wsong0210
analyze -format sverilog  ../../sdm/src/cm_alloc.v
36
analyze -format sverilog  ../../sdm/src/im_alloc.v
37
analyze -format sverilog  ../src/im.v
38
analyze -format sverilog  ../src/cm.v
39
analyze -format sverilog  ../src/clos_buf.v
40 26 wsong0210
analyze -format sverilog  ../src/input_buf.v
41
analyze -format sverilog  ../src/output_buf.v
42
analyze -format sverilog  ../src/router.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.