OpenCores
URL https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk

Subversion Repositories async_sdm_noc

[/] [async_sdm_noc/] [branches/] [clos_opt/] [sdm/] [define.h] - Blame information for rev 65

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 wsong0210
/*
2
 Asynchronous SDM NoC
3
 (C)2011 Wei Song
4
 Advanced Processor Technologies Group
5
 Computer Science, the Univ. of Manchester, UK
6
 
7
 Authors:
8
 Wei Song     wsong83@gmail.com
9
 
10
 License: LGPL 3.0 or later
11
 
12
 The define file for the SystemC test modules
13
 
14
 History:
15
 28/05/2011  Clean up for opensource. <wsong83@gmail.com>
16
 
17
*/
18
 
19
#ifndef NOC_DEF_H_
20
#define NOC_DEF_H_
21
 
22
#define SC_INCLUDE_DYNAMIC_PROCESSES
23
#include "sim_ana.h"
24
#include "pdu_def.h"
25
 
26
// channel bandwidth
27
const unsigned int ChBW = 1;        // the data width of a single virtual circuit in unit of bytes
28 31 wsong0210
const unsigned int SubChN = 1;      // the number of virtual circuits or VCs per direction
29 30 wsong0210
const unsigned int FSIZE_MAX = 512; // the longest frame has 512 bytes of  data
30
 
31
const unsigned int DIMX = 4;    // the X size of the mesh network
32
const unsigned int DIMY = 4;    // the Y size of the mesh network
33
const unsigned int FLEN = 64;   // the payload size of a frame in unit of bytes
34
 
35
const unsigned int BufDepth = 1; // the depth of the input buffer (only useful in VC routers to determine the inital tokens in output ports)
36
 
37 35 wsong0210
const double FFreq = 0.1;       // Node injection rate, in unit of MFlit/second, 0 means the maximal inject rate
38 30 wsong0210
 
39
const double Record_Period = 1e3 * 1e3; // the interval of recording the average performance to log files, in unit of ps
40
const double Warm_UP = 0e4 * 1e3;       // the warm up time of performance analysis, in unit of ps
41
const double SIM_TIME = 1e3 * 1e3;      // the overall simulation time of the netowrk, in unit of ns
42
 
43
extern sim_ana * ANA;           // declaration of the global simulation analysis module
44
 
45
typedef pdu_flit<ChBW> FLIT;    // define the template of flit
46
typedef pdu_frame<ChBW> FRAME;  // define the template of frame
47
 
48 31 wsong0210
// Channel Slicing will alter the port format
49
// #define ENABLE_CHANNEL_CLISING
50
 
51 30 wsong0210
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.