OpenCores
URL https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk

Subversion Repositories async_sdm_noc

[/] [async_sdm_noc/] [branches/] [clos_opt/] [sdm/] [sim/] [compile.sh] - Blame information for rev 63

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 32 wsong0210
#!/bin/bash
2
#
3
# Asynchronous SDM NoC
4
# (C)2011 Wei Song
5
# Advanced Processor Technologies Group
6
# Computer Science, the Univ. of Manchester, UK
7
#
8
# Authors:
9
# Wei Song     wsong83@gmail.com
10
#
11
# License: LGPL 3.0 or later
12
#
13
# The script to compile the SystemC/Verilog mixed NoC simulation
14
#
15
# History:
16
# 29/05/2011  CLean up for opensource. <wsong83@gmail.com>
17
#
18
 
19
# make sure the LDVHOME environment is ready for NC-Simulator, IUS/LDV,  Cadence
20
export NCSC_GCC=${LDVHOME}/tools/systemc/gcc/bin/g++
21
 
22
CXXFLAG="-c -g -Wall -I../../common/tb -I../tb -I../"
23
 
24
# remove the files from last run
25
rm -fr INCA_libs
26
rm *.o
27 34 wsong0210
rm *.so
28 32 wsong0210
 
29
# compile verilog files
30
# cell library
31
ncvlog -nowarn RECOMP ../../lib/NangateOpenCellLibrary_typical_conditional.v
32
# synthesized design
33
ncvlog ../syn/file/router_syn.v
34
# other verilog test bench files
35
ncvlog     -incdir ../ ../../common/tb/anaproc.v
36
ncvlog -sv -incdir ../ ../tb/rtwrapper.v
37
ncvlog     -incdir ../ ../tb/netnode.v
38
ncvlog -sv -incdir ../ ../tb/noc_top.v
39
ncvlog -sv -incdir ../ ../tb/node_top.v
40
ncvlog                 ../tb/noctb.v
41
 
42
#compile SystemC files
43
ncsc -compiler $NCSC_GCC -cflags "${CXXFLAG}" ../../common/tb/sim_ana.cpp
44
ncsc -compiler $NCSC_GCC -cflags "${CXXFLAG}" ../../common/tb/anaproc.cpp
45
ncsc -compiler $NCSC_GCC -cflags "${CXXFLAG}" ../tb/netnode.cpp
46
ncsc -compiler $NCSC_GCC -cflags "${CXXFLAG}" ../tb/ni.cpp
47
ncsc -compiler $NCSC_GCC -cflags "${CXXFLAG}" ../tb/rtdriver.cpp
48
 
49
# build the run time link library
50
${NCSC_GCC}  -Wl -shared -o sysc.so -L${CDS_LNX86_ROOT}/ldv_2009_sc/tools/lib \
51
 sim_ana.o anaproc.o netnode.o ni.o rtdriver.o \
52
 ${CDS_LNX86_ROOT}/ldv_2009_sc/tools/systemc/lib/gnu/libncscCoSim_sh.so \
53
 ${CDS_LNX86_ROOT}/ldv_2009_sc/tools/systemc/lib/gnu/libncscCoroutines_sh.so \
54
 ${CDS_LNX86_ROOT}/ldv_2009_sc/tools/systemc/lib/gnu/libsystemc_sh.so
55
 
56
# elaborate the simulation
57
ncelab -timescale 1ns/1ps -access +rwc -loadsc sysc.so worklib.noctb
58
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.