OpenCores
URL https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk

Subversion Repositories async_sdm_noc

[/] [async_sdm_noc/] [branches/] [init/] [common/] [src/] [pipen.v] - Blame information for rev 62

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 wsong0210
/*
2
 Asynchronous SDM NoC
3
 (C)2011 Wei Song
4
 Advanced Processor Technologies Group
5
 Computer Science, the Univ. of Manchester, UK
6
 
7
 Authors:
8
 Wei Song     wsong83@gmail.com
9
 
10
 License: LGPL 3.0 or later
11
 
12
 A single 4-phase 1-of-n pipeline stage.
13
 
14
 History:
15
 05/05/2009  Initial version. <wsong83@gmail.com>
16
 01/06/2011  Clean up for opensource. <wsong83@gmail.com>
17
 
18
*/
19
 
20
module pipen(/*AUTOARG*/
21
   // Outputs
22
   d_in_a, d_out,
23
   // Inputs
24
   d_in, d_out_a
25
   );
26
 
27
   parameter DW = 4;            // the wire count, the "n" of the 1-of-n code
28
 
29
   input [DW-1:0]   d_in;
30
   output           d_in_a;
31
   output [DW-1:0]  d_out;
32
   input            d_out_a;
33
 
34
   genvar           i;
35
 
36
   // the data pipe stage
37
   generate for (i=0; i<DW; i=i+1) begin:DD
38
       dc2 DC  (.d(d_in[i]),       .a(d_out_a),   .q(d_out[i]));
39
   end endgenerate
40
 
41
   assign d_in_a = |d_out;
42
 
43
endmodule // pipen

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.