OpenCores
URL https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk

Subversion Repositories async_sdm_noc

[/] [async_sdm_noc/] [trunk/] [sdm/] [syn/] [script/] [compile.tcl] - Blame information for rev 37

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 26 wsong0210
# Asynchronous SDM NoC
2
# (C)2011 Wei Song
3
# Advanced Processor Technologies Group
4
# Computer Science, the Univ. of Manchester, UK
5
# 
6
# Authors: 
7
# Wei Song     wsong83@gmail.com
8
# 
9
# License: LGPL 3.0 or later
10
# 
11
# Synthesis script
12
# currently using the Nangate 45nm cell lib.
13
# 
14
# History:
15 37 wsong0210
# 31/05/2009  Initial version. <wsong83@gmail.com>
16 26 wsong0210
 
17
set rm_top router
18
set rm_para "VCN=>1, DW=>8, IPD=>1, OPD=>1"
19
 
20
# working directory
21
if {[file exists work ] && [file isdirectory work ]} {
22
    file delete -force work
23
}
24
file mkdir work
25
define_design_lib work -path work
26
 
27
if {![file exists file ]} {
28
    file mkdir file
29
}
30
 
31
# set the technology libraries
32
source ../../common/script/tech.tcl
33
 
34
# read in source codes
35
source script/source.tcl
36
 
37
# elaborate the design
38
elaborate ${rm_top} -parameters ${rm_para}
39 37 wsong0210
rename_design ${current_design} router
40 26 wsong0210
 
41
link
42
 
43
check_design
44
 
45
# read in constraints
46
echo "It will be many errors in this step. Normally they are fine. For further info. please read the comments in the constraint scripts."
47
source script/constraint.tcl
48
 
49
link
50
 
51
#report loops
52
report_timing -loops -max_paths 2
53
 
54
compile -boundary_optimization
55
 
56
 
57
define_name_rules verilog -allowed "A-Za-z0-9_" -first_restricted "\\"
58
change_name -rules verilog -hierarchy
59
 
60
write -format verilog -hierarchy -out file/${current_design}_syn.v $current_design
61
write_sdf -significant_digits 5 file/${current_design}.sdf
62
 
63
report_constraints -verbose
64
 
65
report_constraints
66
report_area
67
exit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.