OpenCores
URL https://opencores.org/ocsvn/ata/ata/trunk

Subversion Repositories ata

[/] [ata/] [trunk/] [rtl/] [vhdl/] [ocidec2/] [revision_history.txt] - Blame information for rev 33

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 14 rherveille
-----------------------------
2
Revision: 1.0
3
Date: march 22nd, 2001
4
Author: Richard Herveille
5
- initial release
6
-----------------------------
7
 
8
-----------------------------
9
Revision: 1.0a
10
Date: april 12th, 2001
11
Author: Richard Herveille
12
- removed records.vhd
13
- removed all references to records.vhd, make core compatible with VHDL to Verilog translation tools
14
- fixed a minor bug where core didn't respond to IDEen bit.
15
-----------------------------
16
 
17
-----------------------------
18
Revision: 1.1
19
Date: June 18th, 2001
20
Author: Richard Herveille
21
- Changed PIOack generation. Avoid asserting PIOack continuosly when IDEen = '0'
22
- Changed wishbone address-input from ADR_I(4 downto 0) to ADR_I(6 downto 2)
23
-----------------------------
24
 
25
-----------------------------
26
Revision: 1.1a
27
Date: June 19th, 2001
28
Author: Richard Herveille
29
- Simplified DAT_O output multiplexor
30
-----------------------------
31
 
32
-----------------------------
33
Revision: 1.2
34
Date: June 26th, 2001
35
Author: Richard Herveille
36
- Changed dPIOreq generation (controller.vhd). Wishbone burst accesses to ata device were not handled correctly
37
- Change PIOack from "out" to "buffer" (controller.vhd + ata.vhd)
38
-----------------------------
39
 
40
-----------------------------
41
Revision: 1.3
42
Date: July 11th, 2001
43
Author: Richard Herveille
44
- renamed 'ata.vhd' to 'atahost.vhd'
45
- Changed PIOreq & PIOack generation (controller.vhd); made them synchronous
46
- Changed 'go' & 'igo' generation (pio_tctrl.vhdl).
47
-----------------------------
48 26 rherveille
 
49
-----------------------------
50
Revision: 1.4
51
Date: Februar 17th, 2002
52
Author: Richard Herveille
53
- renamed 'atahost.vhd' to 'atahost_top.vhd'
54
- renamed 'controller.vhd' to 'atahost_controller.vhd'
55
- renamed 'pio_tctrl.vhd' to 'atahost_pio_tctrl.vhd'
56
- broke-up 'counter.vhd' into 'ud_cnt.vhd' and 'ro_cnt.vhd'
57
- changed resD input to generic RESD in ud_cnt.vhd
58
- changed ID input to generic ID in ro_cnt.vhd
59
- changed core to reflect changes in ro_cnt.vhd
60
- removed references to 'count' library
61
- changed IO names
62
- added disclaimer
63
- added CVS log
64
- moved registers and wishbone signals into 'atahost_wb_slave.vhd'
65
-----------------------------
66 32 rherveille
 
67
-----------------------------
68
Revision: 1.5
69
Date: May 19th, 2002.
70
Author: Richard Herveille
71
- Fixed a potential bug that forced the core into an unknown state
72
  when an asynchronous reset was given without a running clock
73
-----------------------------
74
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.