1 |
6 |
ashematian |
--lpm_mult CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEDICATED_MULTIPLIER_CIRCUITRY="AUTO" DEVICE_FAMILY="Cyclone II" DSP_BLOCK_BALANCING="Auto" INPUT_A_IS_CONSTANT="NO" INPUT_B_IS_CONSTANT="NO" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTHA=10 LPM_WIDTHB=10 LPM_WIDTHP=20 LPM_WIDTHS=1 MAXIMIZE_SPEED=5 dataa datab result CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
|
2 |
|
|
--VERSION_BEGIN 9.0 cbx_cycloneii 2008:05:19:10:57:37:SJ cbx_lpm_add_sub 2008:12:09:22:11:50:SJ cbx_lpm_mult 2008:09:30:18:36:56:SJ cbx_mgl 2009:01:29:16:12:07:SJ cbx_padd 2008:09:04:11:11:31:SJ cbx_stratix 2008:09:18:16:08:35:SJ cbx_stratixii 2008:11:14:16:08:42:SJ cbx_util_mgl 2008:11:21:14:58:47:SJ VERSION_END
|
3 |
|
|
|
4 |
|
|
|
5 |
|
|
-- Copyright (C) 1991-2009 Altera Corporation
|
6 |
|
|
-- Your use of Altera Corporation's design tools, logic functions
|
7 |
|
|
-- and other software and tools, and its AMPP partner logic
|
8 |
|
|
-- functions, and any output files from any of the foregoing
|
9 |
|
|
-- (including device programming or simulation files), and any
|
10 |
|
|
-- associated documentation or information are expressly subject
|
11 |
|
|
-- to the terms and conditions of the Altera Program License
|
12 |
|
|
-- Subscription Agreement, Altera MegaCore Function License
|
13 |
|
|
-- Agreement, or other applicable license agreement, including,
|
14 |
|
|
-- without limitation, that your use is for the sole purpose of
|
15 |
|
|
-- programming logic devices manufactured by Altera and sold by
|
16 |
|
|
-- Altera or its authorized distributors. Please refer to the
|
17 |
|
|
-- applicable agreement for further details.
|
18 |
|
|
|
19 |
|
|
|
20 |
|
|
FUNCTION cycloneii_mac_mult (aclr, clk, dataa[dataa_width-1..0], datab[datab_width-1..0], ena, signa, signb)
|
21 |
|
|
WITH ( dataa_clock, dataa_width, datab_clock, datab_width, signa_clock, signb_clock)
|
22 |
|
|
RETURNS ( dataout[dataa_width+datab_width-1..0]);
|
23 |
|
|
FUNCTION cycloneii_mac_out (aclr, clk, dataa[dataa_width-1..0], ena)
|
24 |
|
|
WITH ( dataa_width = 0, output_clock)
|
25 |
|
|
RETURNS ( dataout[dataa_width-1..0]);
|
26 |
|
|
|
27 |
|
|
--synthesis_resources = dsp_9bit 2
|
28 |
|
|
SUBDESIGN mult_pu01
|
29 |
|
|
(
|
30 |
|
|
dataa[9..0] : input;
|
31 |
|
|
datab[9..0] : input;
|
32 |
|
|
result[19..0] : output;
|
33 |
|
|
)
|
34 |
|
|
VARIABLE
|
35 |
|
|
mac_mult1 : cycloneii_mac_mult
|
36 |
|
|
WITH (
|
37 |
|
|
dataa_clock = "none",
|
38 |
|
|
dataa_width = 10,
|
39 |
|
|
datab_clock = "none",
|
40 |
|
|
datab_width = 10,
|
41 |
|
|
signa_clock = "none",
|
42 |
|
|
signb_clock = "none"
|
43 |
|
|
);
|
44 |
|
|
mac_out2 : cycloneii_mac_out
|
45 |
|
|
WITH (
|
46 |
|
|
dataa_width = 20,
|
47 |
|
|
output_clock = "none"
|
48 |
|
|
);
|
49 |
|
|
|
50 |
|
|
BEGIN
|
51 |
|
|
mac_mult1.dataa[] = ( dataa[]);
|
52 |
|
|
mac_mult1.datab[] = ( datab[]);
|
53 |
|
|
mac_mult1.signa = B"0";
|
54 |
|
|
mac_mult1.signb = B"0";
|
55 |
|
|
mac_out2.dataa[] = mac_mult1.dataout[];
|
56 |
|
|
result[19..0] = mac_out2.dataout[19..0];
|
57 |
|
|
END;
|
58 |
|
|
--VALID FILE
|