OpenCores
URL https://opencores.org/ocsvn/avs_aes/avs_aes/trunk

Subversion Repositories avs_aes

[/] [avs_aes/] [trunk/] [syn/] [Altera_Quartus9.1/] [avs_aes.qsf] - Blame information for rev 11

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 ruschi
# -------------------------------------------------------------------------- #
2
#
3
# Copyright (C) 1991-2009 Altera Corporation
4
# Your use of Altera Corporation's design tools, logic functions
5
# and other software and tools, and its AMPP partner logic
6
# functions, and any output files from any of the foregoing
7
# (including device programming or simulation files), and any
8
# associated documentation or information are expressly subject
9
# to the terms and conditions of the Altera Program License
10
# Subscription Agreement, Altera MegaCore Function License
11
# Agreement, or other applicable license agreement, including,
12
# without limitation, that your use is for the sole purpose of
13
# programming logic devices manufactured by Altera and sold by
14
# Altera or its authorized distributors.  Please refer to the
15
# applicable agreement for further details.
16
#
17
# -------------------------------------------------------------------------- #
18
#
19
# Quartus II
20
# Version 9.1 Build 222 10/21/2009 SJ Web Edition
21
# Date created = 13:58:07  April 02, 2010
22
#
23
# -------------------------------------------------------------------------- #
24
#
25
# Notes:
26
#
27
# 1) The default values for assignments are stored in the file:
28
#               avs_aes_assignment_defaults.qdf
29
#    If this file doesn't exist, see file:
30
#               assignment_defaults.qdf
31
#
32
# 2) Altera recommends that you do not modify this file. This
33
#    file is updated automatically by the Quartus II software
34
#    and any changes you make may be lost or overwritten.
35
#
36
# -------------------------------------------------------------------------- #
37
 
38
 
39
set_global_assignment -name FAMILY "Cyclone II"
40
set_global_assignment -name DEVICE EP2C35F484C8
41
set_global_assignment -name TOP_LEVEL_ENTITY avs_aes
42
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.1
43
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:58:07  APRIL 02, 2010"
44
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP1"
45
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
46
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
47
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
48
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
49
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
50
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
51
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
52
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
53
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/shiftrow_inv.vhd
54
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/addroundkey.vhd
55
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/aes_core.vhd
56
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/aes_fsm_decrypt.vhd
57
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/aes_fsm_encrypt.vhd
58
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/avs_aes.vhd
59
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/avs_aes_pkg.vhd
60
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/keyexpansionV2.vhd
61
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/memory_word.vhd
62
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/mixcol.vhd
63
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/mixcol_fwd.vhd
64
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/mixcol_inv.vhd
65
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/mux2.vhd
66
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/mux3.vhd
67
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/sbox.vhd
68
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/sbox_arch1.vhd
69
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/sboxM4k.vhd
70
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/shiftrow.vhd
71
set_global_assignment -name VHDL_FILE ../../rtl/VHDL/shiftrow_fwd.vhd
72
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
73
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
74
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
75
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
76
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.