OpenCores
URL https://opencores.org/ocsvn/ax8/ax8/trunk

Subversion Repositories ax8

[/] [ax8/] [trunk/] [rtl/] [vhdl/] [AX_PCS.vhd] - Blame information for rev 31

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 jesus
--
2
-- AT90Sxxxx compatible microcontroller core
3
--
4 26 jesus
-- Version : 0224
5 4 jesus
--
6
-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org)
7
--
8
-- All rights reserved
9
--
10
-- Redistribution and use in source and synthezised forms, with or without
11
-- modification, are permitted provided that the following conditions are met:
12
--
13
-- Redistributions of source code must retain the above copyright notice,
14
-- this list of conditions and the following disclaimer.
15
--
16
-- Redistributions in synthesized form must reproduce the above copyright
17
-- notice, this list of conditions and the following disclaimer in the
18
-- documentation and/or other materials provided with the distribution.
19
--
20
-- Neither the name of the author nor the names of other contributors may
21
-- be used to endorse or promote products derived from this software without
22
-- specific prior written permission.
23
--
24
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
25
-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
26
-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
27
-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE
28
-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
29
-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
30
-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
31
-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
32
-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
33
-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
34
-- POSSIBILITY OF SUCH DAMAGE.
35
--
36
-- Please report bugs to the author, but before you do so, please
37
-- make sure that this is not a derivative work and that
38
-- you have the latest version of this file.
39
--
40
-- The latest version of this file can be found at:
41 26 jesus
--      http://www.opencores.org/cvsweb.shtml/ax8/
42 4 jesus
--
43
-- Limitations :
44
--      Four level stack
45
--
46
-- File history :
47
--
48
 
49
library IEEE;
50
use IEEE.std_logic_1164.all;
51
use IEEE.numeric_std.all;
52
 
53
entity AX_PCS is
54
        generic(
55
                HW_Stack        : boolean
56
        );
57
        port(
58
                Clk                     : in std_logic;
59
                Reset_n         : in std_logic;
60
                Offs_In         : in std_logic_vector(11 downto 0);
61
                Z                       : in unsigned(15 downto 0);
62
                Data_In         : in std_logic_vector(7 downto 0);
63
                Pause           : in std_logic;
64
                Push            : in std_logic;
65
                Pop                     : in std_logic;
66
                HRet            : in std_logic;
67
                LRet            : in std_logic;
68
                ZJmp            : in std_logic;
69
                RJmp            : in std_logic;
70
                CInt            : in std_logic_vector(3 downto 0);
71
                IPending        : in std_logic;
72
                IPush           : out std_logic;
73
                NPC                     : out std_logic_vector(15 downto 0);
74
                PC                      : out std_logic_vector(15 downto 0)
75
        );
76
end AX_PCS;
77
 
78
architecture rtl of AX_PCS is
79
 
80
        signal  PC_i    : unsigned(15 downto 0);
81
        signal  NPC_i   : unsigned(15 downto 0);
82
        signal  IPush_i : std_logic;
83
 
84
        type Stack_Image is array (3 downto 0) of unsigned(15 downto 0);
85
        signal  Stack : Stack_Image;
86
 
87
        signal  StackPtr : unsigned(1 downto 0);
88
 
89
begin
90
 
91
        NPC <= std_logic_vector(NPC_i);
92
        PC <= std_logic_vector(PC_i);
93
        IPush <= IPush_i;
94
 
95
        process (PC_i, Pause, IPending, IPush_i, Push, Pop, Stack, Data_In, Offs_In, CInt, HRet, LRet, RJmp, ZJmp, Z)
96
        begin
97
                NPC_i <= PC_i;
98
                if Pause = '0' then
99
                        if IPending = '0' then
100
                                NPC_i <= PC_i + 1;
101
                        end if;
102
                        if IPending = '0' and IPush_i = '1' then
103
                                NPC_i(15 downto 4) <= "000000000000";
104
                                NPC_i(3 downto 0) <= unsigned(CInt);
105
                        end if;
106
                end if;
107
                if Pop = '1' and HW_Stack then
108
                        NPC_i <= Stack(to_integer(StackPtr - 1));
109
                end if;
110
                if HRet = '1' then
111
                        NPC_i(15 downto 8) <= unsigned(Data_In);
112
                end if;
113
                if LRet = '1' then
114
                        NPC_i(7 downto 0) <= unsigned(Data_In);
115
                end if;
116
                if ZJmp = '1' then
117
                        NPC_i <= Z;
118
                end if;
119
                if RJmp = '1' then
120
                        NPC_i <= PC_i + unsigned(resize(signed(Offs_In), 16));
121
                end if;
122
        end process;
123
 
124
        process (Reset_n, Clk)
125
        begin
126
                if Reset_n = '0' then
127 26 jesus
                        PC_i <= (others => '0');
128 4 jesus
                        IPush_i <= '0';
129
                        if HW_Stack then
130
                                Stack <= (others => (others => '0'));
131
                                StackPtr <= "00";
132
                        end if;
133
                elsif Clk'event and Clk = '1' then
134
                        PC_i <= NPC_i;
135
                        if Pause = '0' then
136
                                IPush_i <= IPending;
137
                                if IPending = '0' and IPush_i = '1' then
138
                                        if HW_Stack then
139
                                                Stack(to_integer(StackPtr)) <= PC_i;
140
                                                StackPtr <= StackPtr + 1;
141
                                        end if;
142
                                end if;
143
                        end if;
144
                        if Push = '1' and HW_Stack then
145
                                Stack(to_integer(StackPtr)) <= PC_i;
146
                                StackPtr <= StackPtr + 1;
147
                        end if;
148
                        if Pop = '1' and HW_Stack then
149
                                StackPtr <= StackPtr - 1;
150
                        end if;
151
                end if;
152
        end process;
153
 
154
end;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.