OpenCores
URL https://opencores.org/ocsvn/axi_master/axi_master/trunk

Subversion Repositories axi_master

[/] [axi_master/] [trunk/] [src/] [base/] [def_ic_static.txt] - Blame information for rev 16

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 eyalhoc
<##//////////////////////////////////////////////////////////////////
2
////                                                             ////
3
////  Author: Eyal Hochberg                                      ////
4
////          eyal@provartec.com                                 ////
5
////                                                             ////
6
////  Downloaded from: http://www.opencores.org                  ////
7
/////////////////////////////////////////////////////////////////////
8
////                                                             ////
9
//// Copyright (C) 2010 Provartec LTD                            ////
10
//// www.provartec.com                                           ////
11
//// info@provartec.com                                          ////
12
////                                                             ////
13
//// This source file may be used and distributed without        ////
14
//// restriction provided that this copyright statement is not   ////
15
//// removed from the file and that any derivative work contains ////
16
//// the original copyright notice and the associated disclaimer.////
17
////                                                             ////
18
//// This source file is free software; you can redistribute it  ////
19
//// and/or modify it under the terms of the GNU Lesser General  ////
20
//// Public License as published by the Free Software Foundation.////
21
////                                                             ////
22
//// This source is distributed in the hope that it will be      ////
23
//// useful, but WITHOUT ANY WARRANTY; without even the implied  ////
24
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR     ////
25
//// PURPOSE.  See the GNU Lesser General Public License for more////
26
//// details. http://www.gnu.org/licenses/lgpl.html              ////
27
////                                                             ////
28
//////////////////////////////////////////////////////////////////##>
29 16 eyalhoc
 
30 15 eyalhoc
SWAP.GLOBAL MODEL_NAME AXI interconnect fabric
31 14 eyalhoc
 
32 2 eyalhoc
SWAP MSTRS MASTER_NUM
33
SWAP SLVS EXPR(SLAVE_NUM+DVAL(DEF_DECERR_SLV))
34
 
35
LOOP MX MSTRS
36
LOOP SX SLVS
37
 
38
SWAP MSTR_BITS LOG2(MSTRS)
39
SWAP SLV_BITS  LOG2(SLVS)
40
 
41
SWAP SERR EXPR(SLVS-1)
42
 
43
GROUP IC_AXI_A is {
44
    ID       ID_BITS                input
45
    ADDR     ADDR_BITS              input
46
    LEN      4                      input
47
    SIZE     2                      input
48
    BURST    2                      input
49
    CACHE    4                      input
50
    PROT     3                      input
51
    LOCK     2                      input
52
    USER     USER_BITS              input
53
    VALID    1                      input
54
    READY    1                      output
55
}
56
 
57
GROUP IC_AXI_W is {
58
    ID        ID_BITS                input
59
    DATA      DATA_BITS              input
60
    STRB      DATA_BITS/8            input
61
    LAST      1                      input
62
    USER      USER_BITS              input
63
    VALID     1                      input
64
    READY     1                      output
65
}
66
 
67
GROUP IC_AXI_B is {
68
    ID        ID_BITS                output
69
    RESP      2                      output
70
    USER      USER_BITS              output
71
    VALID     1                      output
72
    READY     1                      input
73
}
74
 
75
GROUP IC_AXI_R is {
76
    ID        ID_BITS                output
77
    DATA      DATA_BITS              output
78
    RESP      2                      output
79
    LAST      1                      output
80
    USER      USER_BITS              output
81
    VALID     1                      output
82
    READY     1                      input
83
}
84
 
85
GROUP IC_AXI joins {
86
    GROUP IC_AXI_A prefix_AW
87
    GROUP IC_AXI_W prefix_W
88
    GROUP IC_AXI_B prefix_B
89
    GROUP IC_AXI_A prefix_AR
90
    GROUP IC_AXI_R prefix_R
91
}
92
 
93
GROUP IC_AXI_CMD is {
94
    SLV       SLV_BITS               input
95
    ID        ID_BITS                input
96
    VALID     1                      input
97
    READY     1                      input
98
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.