OpenCores
URL https://opencores.org/ocsvn/blue/blue/trunk

Subversion Repositories blue

[/] [blue/] [trunk/] [blue8/] [_pace.ucf] - Blame information for rev 4

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
##### >>>   UCF File for Xilinx Spartan-3 FPGA Board   <<< #####
2
### Created by Spartan-3 UCF Generator on 12/28/2005 at 12:26
3
 
4
### Spartan-3 Clock Oscillator:
5
NET clkin LOC=T9;  # CLK - 50MHz oscillator
6
 
7
### Spartan-3 Pushbutton Switches:
8
NET pb0 LOC=L14;  # BTN3 (active high)
9
NET pb1 LOC=L13;  # BTN2 (active high)
10
NET pb2 LOC=M14;  # BTN1 (active high)
11
NET pb3 LOC=M13;  # BTN0 (active high)
12
 
13
### Spartan-3 Slide Switches:
14
NET sw[7] LOC=K13;  # SW7 (active high when up)
15
NET sw[6] LOC=K14;  # SW6 (active high when up)
16
NET sw[5] LOC=J13;  # SW5 (active high when up)
17
NET sw[4] LOC=J14;  # SW4 (active high when up)
18
NET sw[3] LOC=H13;  # SW3 (active high when up)
19
NET sw[2] LOC=H14;  # SW2 (active high when up)
20
NET sw[1] LOC=G12;  # SW1 (active high when up)
21
NET sw[0] LOC=F12;  # SW0 (active high when up)
22
 
23
 
24
 
25
### Spartan-3 Discrete LEDs:
26
NET led[7] LOC=P11;  # LD7 (active high)
27
NET led[6] LOC=P12;  # LD6 (active high)
28
NET led[5] LOC=N12;  # LD5 (active high)
29
NET led[4] LOC=P13;  # LD4 (active high)
30
NET led[3] LOC=N14;  # LD3 (active high)
31
NET led[2] LOC=L12;  # LD2 (active high)
32
NET led[1] LOC=P14;  # LD1 (active high)
33
NET led[0] LOC=K12;  # LD0 (active high)
34
 
35
 
36
### Spartan-3 7-Segment LED:   digit enables:
37
NET digsel[3] LOC=E13;  # left digit (active low)
38
NET digsel[2] LOC=F14;  # middle left digit (active low)
39
NET digsel[1] LOC=G14;  # middle right digit (active low)
40
NET digsel[0] LOC=D14;  # right digit (active low)
41
 
42
### Spartan-3 7-Segment LED:   segment enables:
43
NET display[0] LOC=E14;  # LED display segment a (active low)
44
NET display[1] LOC=G13;  # LED display segment b (active low)
45
NET display[2] LOC=N15;  # LED display segment c (active low)
46
NET display[3] LOC=P15;  # LED display segment d (active low)
47
NET display[4] LOC=R16;  # LED display segment e (active low)
48
NET display[5] LOC=F13;  # LED display segment f (active low)
49
NET display[6] LOC=N16;  # LED display segment g (active low)
50
NET dp LOC=P16;  # LED display decimal point (active low)
51
 
52
 
53
 
54
 
55
CONFIG PROHIBIT=T13;
56
CONFIG PROHIBIT=R13;
57
 
58
 
59
CONFIG PROHIBIT=N10;
60
CONFIG PROHIBIT=T14;
61
 
62
 
63
CONFIG PROHIBIT=M16;
64
CONFIG PROHIBIT=M15;
65
 
66
 
67
CONFIG PROHIBIT=R12;
68
CONFIG PROHIBIT=T12;
69
CONFIG PROHIBIT=R11;
70
CONFIG PROHIBIT=R9;
71
CONFIG PROHIBIT=T10;
72
 
73
 
74
### Spartan-3 SRAM:Enables for IC10:
75
NET xmce LOC=P7;  # CE1 - chip enable (active low)
76
NET xmub LOC=T4;  # UB1 - upper byte enable (active low)
77
NET xmlb LOC=P6;  # LB1 - lower byte enable (active low)
78
 
79
 
80
CONFIG PROHIBIT=N5;
81
CONFIG PROHIBIT=R4;
82
CONFIG PROHIBIT=P5;
83
 
84
### Spartan-3 SRAM:Enables for both IC10 and IC11:
85
NET xmsend LOC=K4;  # OE - output enable (active low)
86
NET xmwrite LOC=G3;  # WE - write enable (active low)
87
 
88
### Spartan-3 SRAM:Address for both IC10 and IC11:
89
NET xmaddress[17] LOC=L3;  # A17
90
NET xmaddress[16] LOC=K5;  # A16
91
NET xmaddress[15] LOC=K3;  # A15
92
NET xmaddress[14] LOC=J3;  # A14
93
NET xmaddress[13] LOC=J4;  # A13
94
NET xmaddress[12] LOC=H4;  # A12
95
NET xmaddress[11] LOC=H3;  # A11
96
NET xmaddress[10] LOC=G5;  # A10
97
NET xmaddress[9] LOC=E4;  # A9
98
NET xmaddress[8] LOC=E3;  # A8
99
NET xmaddress[7] LOC=F4;  # A7
100
NET xmaddress[6] LOC=F3;  # A6
101
NET xmaddress[5] LOC=G4;  # A5
102
NET xmaddress[4] LOC=L4;  # A4
103
NET xmaddress[3] LOC=M3;  # A3
104
NET xmaddress[2] LOC=M4;  # A2
105
NET xmaddress[1] LOC=N3;  # A1
106
NET xmaddress[0] LOC=L5;  # A0
107
 
108
### Spartan-3 SRAM:Data for IC10:
109
NET xmdata[15] LOC=R1;  # D15
110
NET xmdata[14] LOC=P1;  # D14
111
NET xmdata[13] LOC=L2;  # D13
112
NET xmdata[12] LOC=J2;  # D12
113
NET xmdata[11] LOC=H1;  # D11
114
NET xmdata[10] LOC=F2;  # D10
115
NET xmdata[9] LOC=P8;  # D9
116
NET xmdata[8] LOC=D3;  # D8
117
NET xmdata[7] LOC=B1;  # D7
118
NET xmdata[6] LOC=C1;  # D6
119
NET xmdata[5] LOC=C2;  # D5
120
NET xmdata[4] LOC=R5;  # D4
121
NET xmdata[3] LOC=T5;  # D3
122
NET xmdata[2] LOC=R6;  # D2
123
NET xmdata[1] LOC=T8;  # D1
124
NET xmdata[0] LOC=N7;  # D0
125
 
126
 
127
CONFIG PROHIBIT=N1;
128
CONFIG PROHIBIT=M1;
129
CONFIG PROHIBIT=K2;
130
CONFIG PROHIBIT=C3;
131
CONFIG PROHIBIT=F5;
132
CONFIG PROHIBIT=G1;
133
CONFIG PROHIBIT=E2;
134
CONFIG PROHIBIT=D2;
135
CONFIG PROHIBIT=D1;
136
CONFIG PROHIBIT=E1;
137
CONFIG PROHIBIT=G2;
138
CONFIG PROHIBIT=J1;
139
CONFIG PROHIBIT=K1;
140
CONFIG PROHIBIT=M2;
141
CONFIG PROHIBIT=N2;
142
CONFIG PROHIBIT=P2;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.