OpenCores
URL https://opencores.org/ocsvn/blue/blue/trunk

Subversion Repositories blue

[/] [blue/] [trunk/] [blue8/] [dcm_arwz.ucf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
# Generated by Xilinx Architecture Wizard
2
# --- UCF Template Only ---
3
# Cut and paste these attributes into the project's UCF file, if desired
4
INST DCM_INST CLK_FEEDBACK = 1X;
5
INST DCM_INST CLKDV_DIVIDE = 2.0;
6
INST DCM_INST CLKFX_DIVIDE = 1;
7
INST DCM_INST CLKFX_MULTIPLY = 4;
8
INST DCM_INST CLKIN_DIVIDE_BY_2 = TRUE;
9
INST DCM_INST CLKIN_PERIOD = 40.0;
10
INST DCM_INST CLKOUT_PHASE_SHIFT = NONE;
11
INST DCM_INST DESKEW_ADJUST = SYSTEM_SYNCHRONOUS;
12
INST DCM_INST DFS_FREQUENCY_MODE = LOW;
13
INST DCM_INST DLL_FREQUENCY_MODE = LOW;
14
INST DCM_INST DUTY_CYCLE_CORRECTION = TRUE;
15
INST DCM_INST FACTORY_JF = C080;
16
INST DCM_INST PHASE_SHIFT = 0;
17
INST DCM_INST STARTUP_WAIT = TRUE;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.