OpenCores
URL https://opencores.org/ocsvn/blue/blue/trunk

Subversion Repositories blue

[/] [blue/] [trunk/] [blue8/] [tobox.bad] - Blame information for rev 4

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr 
##### >>>   UCF File for Xilinx Spartan-3 FPGA Board   <<< #####
2 
### Created by Spartan-3 UCF Generator on 12/28/2005 at 12:26
3 
### Spartan-3 Clock Oscillator:
4 
### Spartan-3 Pushbutton Switches:
5 
### Spartan-3 Slide Switches:
6 
NET sw[7] LOC=K13;
7 
NET sw[7] LOC=K13;
8 
NET sw[7] LOC=K13;
9 
NET sw[7] LOC=K13;
10 
NET sw[7] LOC=K13;
11 
NET sw[7] LOC=K13;
12 
NET sw[7] LOC=K13;
13 
NET sw[7] LOC=K13;
14 
# SW0 (active high when up)
15 
# SW0 (active high when up)
16 
# SW0 (active high when up)
17 
# SW0 (active high when up)
18 
# SW0 (active high when up)
19 
# SW0 (active high when up)
20 
# SW0 (active high when up)
21 
### Spartan-3 Discrete LEDs:
22 
NET sw[7] LOC=K13;
23 
NET sw[7] LOC=K13;
24 
NET sw[7] LOC=K13;
25 
NET sw[7] LOC=K13;
26 
NET sw[7] LOC=K13;
27 
NET sw[7] LOC=K13;
28 
NET sw[7] LOC=K13;
29 
NET sw[7] LOC=K13;
30 
# LD0 (active high)
31 
# LD0 (active high)
32 
# LD0 (active high)
33 
# LD0 (active high)
34 
# LD0 (active high)
35 
# LD0 (active high)
36 
# LD0 (active high)
37 
### Spartan-3 7-Segment LED:   digit enables:
38 
NET sw[7] LOC=K13;
39 
NET sw[7] LOC=K13;
40 
NET sw[7] LOC=K13;
41 
NET sw[7] LOC=K13;
42 
# right digit (active low)
43 
# right digit (active low)
44 
# right digit (active low)
45 
# right digit (active low)
46 
# right digit (active low)
47 
# right digit (active low)
48 
### Spartan-3 7-Segment LED:   segment enables:
49 
NET sw[7] LOC=K13;
50 
NET sw[7] LOC=K13;
51 
NET sw[7] LOC=K13;
52 
NET sw[7] LOC=K13;
53 
NET sw[7] LOC=K13;
54 
NET sw[7] LOC=K13;
55 
NET sw[7] LOC=K13;
56 
NET sw[7] LOC=K13;
57 
NET sw[7] LOC=K13;
58 
NET sw[7] LOC=K13;
59 
NET sw[7] LOC=K13;
60 
NET sw[7] LOC=K13;
61 
NET sw[7] LOC=K13;
62 
NET sw[7] LOC=K13;
63 
NET sw[7] LOC=K13;
64 
NET sw[7] LOC=K13;
65 
NET sw[7] LOC=K13;
66 
NET sw[7] LOC=K13;
67 
NET sw[7] LOC=K13;
68 
NET sw[7] LOC=K13;
69 
NET sw[7] LOC=K13;
70 
NET sw[7] LOC=K13;
71 
NET sw[7] LOC=K13;
72 
NET sw[7] LOC=K13;
73 
NET sw[7] LOC=K13;
74 
# A0
75 
# A0
76 
# A0
77 
# A0
78 
### Spartan-3 SRAM:Data for IC10:
79 
NET sw[7] LOC=K13;
80 
NET sw[7] LOC=K13;
81 
NET sw[7] LOC=K13;
82 
NET sw[7] LOC=K13;
83 
NET sw[7] LOC=K13;
84 
NET sw[7] LOC=K13;
85 
NET sw[7] LOC=K13;
86 
NET sw[7] LOC=K13;
87 
NET sw[7] LOC=K13;
88 
NET sw[7] LOC=K13;
89 
NET sw[7] LOC=K13;
90 
NET sw[7] LOC=K13;
91 
NET sw[7] LOC=K13;
92 
NET sw[7] LOC=K13;
93 
NET sw[7] LOC=K13;
94 
NET sw[7] LOC=K13;
95 
# D0
96 
# D0
97 
# D0
98 
# D0
99 
# LB1 - lower byte enable (active low)
100 
# WE - write enable (active low)
101 
# WE - write enable (active low)
102 
#PACE: Start of Constraints generated by PACE
103 
#PACE: Start of PACE I/O Pin Assignments
104 
NET sw[7] LOC=K13;
105 
NET sw[7] LOC=K13;
106 
NET sw[7] LOC=K13;
107 
NET sw[7] LOC=K13;
108 
NET sw[7] LOC=K13;
109 
NET sw[7] LOC=K13;
110 
NET sw[7] LOC=K13;
111 
NET sw[7] LOC=K13;
112 
NET sw[7] LOC=K13;
113 
NET sw[7] LOC=K13;
114 
NET sw[7] LOC=K13;
115 
NET sw[7] LOC=K13;
116 
NET "dp" LOC = "P16";
117 
NET sw[7] LOC=K13;
118 
NET sw[7] LOC=K13;
119 
NET sw[7] LOC=K13;
120 
NET sw[7] LOC=K13;
121 
NET sw[7] LOC=K13;
122 
NET sw[7] LOC=K13;
123 
NET sw[7] LOC=K13;
124 
NET sw[7] LOC=K13;
125 
NET sw[7] LOC=K13;
126 
NET sw[7] LOC=K13;
127 
NET sw[7] LOC=K13;
128 
NET sw[7] LOC=K13;
129 
NET sw[7] LOC=K13;
130 
NET "pb0" LOC = "L14";
131 
NET "pb1" LOC = "L13";
132 
NET "pb2" LOC = "M14";
133 
NET "pb3" LOC = "M13";
134 
NET sw[7] LOC=K13;
135 
NET sw[7] LOC=K13;
136 
NET sw[7] LOC=K13;
137 
NET sw[7] LOC=K13;
138 
NET sw[7] LOC=K13;
139 
NET sw[7] LOC=K13;
140 
NET sw[7] LOC=K13;
141 
NET sw[7] LOC=K13;
142 
NET sw[7] LOC=K13;
143 
NET sw[7] LOC=K13;
144 
NET sw[7] LOC=K13;
145 
NET sw[7] LOC=K13;
146 
NET sw[7] LOC=K13;
147 
NET sw[7] LOC=K13;
148 
NET sw[7] LOC=K13;
149 
NET sw[7] LOC=K13;
150 
NET sw[7] LOC=K13;
151 
NET sw[7] LOC=K13;
152 
NET sw[7] LOC=K13;
153 
NET sw[7] LOC=K13;
154 
NET sw[7] LOC=K13;
155 
NET sw[7] LOC=K13;
156 
NET sw[7] LOC=K13;
157 
NET sw[7] LOC=K13;
158 
NET sw[7] LOC=K13;
159 
NET sw[7] LOC=K13;
160 
NET sw[7] LOC=K13;
161 
NET sw[7] LOC=K13;
162 
NET sw[7] LOC=K13;
163 
NET sw[7] LOC=K13;
164 
NET sw[7] LOC=K13;
165 
NET sw[7] LOC=K13;
166 
NET sw[7] LOC=K13;
167 
NET sw[7] LOC=K13;
168 
NET sw[7] LOC=K13;
169 
NET sw[7] LOC=K13;
170 
NET sw[7] LOC=K13;
171 
NET sw[7] LOC=K13;
172 
NET sw[7] LOC=K13;
173 
NET sw[7] LOC=K13;
174 
NET sw[7] LOC=K13;
175 
NET sw[7] LOC=K13;
176 
NET sw[7] LOC=K13;
177 
NET sw[7] LOC=K13;
178 
NET sw[7] LOC=K13;
179 
NET sw[7] LOC=K13;
180 
NET sw[7] LOC=K13;
181 
NET sw[7] LOC=K13;
182 
NET sw[7] LOC=K13;
183 
NET sw[7] LOC=K13;
184 
NET sw[7] LOC=K13;
185 
NET sw[7] LOC=K13;
186 
NET sw[7] LOC=K13;
187 
NET sw[7] LOC=K13;
188 
NET sw[7] LOC=K13;
189 
NET sw[7] LOC=K13;
190 
NET sw[7] LOC=K13;
191 
NET sw[7] LOC=K13;
192 
NET sw[7] LOC=K13;
193 
NET sw[7] LOC=K13;
194 
NET sw[7] LOC=K13;
195 
NET sw[7] LOC=K13;
196 
NET sw[7] LOC=K13;
197 
NET sw[7] LOC=K13;
198 
NET sw[7] LOC=K13;
199 
NET sw[7] LOC=K13;
200 
NET sw[7] LOC=K13;
201 
NET sw[7] LOC=K13;
202 
NET sw[7] LOC=K13;
203 
NET sw[7] LOC=K13;
204 
NET sw[7] LOC=K13;
205 
NET sw[7] LOC=K13;
206 
NET sw[7] LOC=K13;
207 
NET sw[7] LOC=K13;
208 
NET sw[7] LOC=K13;
209 
NET sw[7] LOC=K13;
210 
NET sw[7] LOC=K13;
211 
#PACE: End of Constraints generated by PACE
212 
 
213 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.