| 1 |
2 |
wd5gnr |
##### >>> UCF File for Xilinx Spartan-3 FPGA Board <<< #####
|
| 2 |
|
|
### Created by Spartan-3 UCF Generator on 12/28/2005 at 12:26
|
| 3 |
|
|
### Spartan-3 Clock Oscillator:
|
| 4 |
|
|
### Spartan-3 Pushbutton Switches:
|
| 5 |
|
|
### Spartan-3 Slide Switches:
|
| 6 |
|
|
NET sw[7] LOC=K13; # SW7 (active high when up)
|
| 7 |
|
|
# SW7 (active high when up)
|
| 8 |
|
|
NET sw[6] LOC=K14; # SW6 (active high when up)
|
| 9 |
|
|
# SW6 (active high when up)
|
| 10 |
|
|
NET sw[5] LOC=J13; # SW5 (active high when up)
|
| 11 |
|
|
# SW5 (active high when up)
|
| 12 |
|
|
NET sw[4] LOC=J14; # SW4 (active high when up)
|
| 13 |
|
|
# SW4 (active high when up)
|
| 14 |
|
|
NET sw[3] LOC=H13; # SW3 (active high when up)
|
| 15 |
|
|
# SW3 (active high when up)
|
| 16 |
|
|
NET sw[2] LOC=H14; # SW2 (active high when up)
|
| 17 |
|
|
# SW2 (active high when up)
|
| 18 |
|
|
NET sw[1] LOC=G12; # SW1 (active high when up)
|
| 19 |
|
|
# SW1 (active high when up)
|
| 20 |
|
|
NET sw[0] LOC=F12; # SW0 (active high when up)
|
| 21 |
|
|
|
| 22 |
|
|
|
| 23 |
|
|
|
| 24 |
|
|
# SW0 (active high when up)
|
| 25 |
|
|
### Spartan-3 Discrete LEDs:
|
| 26 |
|
|
NET led[7] LOC=P11; # LD7 (active high)
|
| 27 |
|
|
# LD7 (active high)
|
| 28 |
|
|
NET led[6] LOC=P12; # LD6 (active high)
|
| 29 |
|
|
# LD6 (active high)
|
| 30 |
|
|
NET led[5] LOC=N12; # LD5 (active high)
|
| 31 |
|
|
# LD5 (active high)
|
| 32 |
|
|
NET led[4] LOC=P13; # LD4 (active high)
|
| 33 |
|
|
# LD4 (active high)
|
| 34 |
|
|
NET led[3] LOC=N14; # LD3 (active high)
|
| 35 |
|
|
# LD3 (active high)
|
| 36 |
|
|
NET led[2] LOC=L12; # LD2 (active high)
|
| 37 |
|
|
# LD2 (active high)
|
| 38 |
|
|
NET led[1] LOC=P14; # LD1 (active high)
|
| 39 |
|
|
# LD1 (active high)
|
| 40 |
|
|
NET led[0] LOC=K12; # LD0 (active high)
|
| 41 |
|
|
|
| 42 |
|
|
|
| 43 |
|
|
# LD0 (active high)
|
| 44 |
|
|
### Spartan-3 7-Segment LED: digit enables:
|
| 45 |
|
|
NET digsel[3] LOC=E13; # left digit (active low)
|
| 46 |
|
|
# left digit (active low)
|
| 47 |
|
|
NET digsel[2] LOC=F14; # middle left digit (active low)
|
| 48 |
|
|
# middle left digit (active low)
|
| 49 |
|
|
NET digsel[1] LOC=G14; # middle right digit (active low)
|
| 50 |
|
|
# middle right digit (active low)
|
| 51 |
|
|
NET digsel[0] LOC=D14; # right digit (active low)
|
| 52 |
|
|
|
| 53 |
|
|
# right digit (active low)
|
| 54 |
|
|
### Spartan-3 7-Segment LED: segment enables:
|
| 55 |
|
|
NET display[0] LOC=E14; # LED display segment a (active low)
|
| 56 |
|
|
# LED display segment a (active low)
|
| 57 |
|
|
NET display[1] LOC=G13; # LED display segment b (active low)
|
| 58 |
|
|
# LED display segment b (active low)
|
| 59 |
|
|
NET display[2] LOC=N15; # LED display segment c (active low)
|
| 60 |
|
|
# LED display segment c (active low)
|
| 61 |
|
|
NET display[3] LOC=P15; # LED display segment d (active low)
|
| 62 |
|
|
# LED display segment d (active low)
|
| 63 |
|
|
NET display[4] LOC=R16; # LED display segment e (active low)
|
| 64 |
|
|
# LED display segment e (active low)
|
| 65 |
|
|
NET display[5] LOC=F13; # LED display segment f (active low)
|
| 66 |
|
|
# LED display segment f (active low)
|
| 67 |
|
|
NET display[6] LOC=N16; # LED display segment g (active low)
|
| 68 |
|
|
### Spartan-3 SRAM:Enables for IC10:
|
| 69 |
|
|
### Spartan-3 SRAM:Enables for both IC10 and IC11:
|
| 70 |
|
|
### Spartan-3 SRAM:Address for both IC10 and IC11:
|
| 71 |
|
|
# LED display segment g (active low)
|
| 72 |
|
|
### Spartan-3 SRAM:Enables for IC10:
|
| 73 |
|
|
### Spartan-3 SRAM:Enables for both IC10 and IC11:
|
| 74 |
|
|
### Spartan-3 SRAM:Address for both IC10 and IC11:
|
| 75 |
|
|
NET xmaddress[17] LOC=L3; # A17
|
| 76 |
|
|
# A17
|
| 77 |
|
|
NET xmaddress[16] LOC=K5; # A16
|
| 78 |
|
|
# A16
|
| 79 |
|
|
NET xmaddress[15] LOC=K3; # A15
|
| 80 |
|
|
# A15
|
| 81 |
|
|
NET xmaddress[14] LOC=J3; # A14
|
| 82 |
|
|
# A14
|
| 83 |
|
|
NET xmaddress[13] LOC=J4; # A13
|
| 84 |
|
|
# A13
|
| 85 |
|
|
NET xmaddress[12] LOC=H4; # A12
|
| 86 |
|
|
# A12
|
| 87 |
|
|
NET xmaddress[11] LOC=H3; # A11
|
| 88 |
|
|
# A11
|
| 89 |
|
|
NET xmaddress[10] LOC=G5; # A10
|
| 90 |
|
|
# A10
|
| 91 |
|
|
NET xmaddress[9] LOC=E4; # A9
|
| 92 |
|
|
# A9
|
| 93 |
|
|
NET xmaddress[8] LOC=E3; # A8
|
| 94 |
|
|
# A8
|
| 95 |
|
|
NET xmaddress[7] LOC=F4; # A7
|
| 96 |
|
|
# A7
|
| 97 |
|
|
NET xmaddress[6] LOC=F3; # A6
|
| 98 |
|
|
# A6
|
| 99 |
|
|
NET xmaddress[5] LOC=G4; # A5
|
| 100 |
|
|
# A5
|
| 101 |
|
|
NET xmaddress[4] LOC=L4; # A4
|
| 102 |
|
|
# A4
|
| 103 |
|
|
NET xmaddress[3] LOC=M3; # A3
|
| 104 |
|
|
# A3
|
| 105 |
|
|
NET xmaddress[2] LOC=M4; # A2
|
| 106 |
|
|
# A2
|
| 107 |
|
|
NET xmaddress[1] LOC=N3; # A1
|
| 108 |
|
|
# A1
|
| 109 |
|
|
NET xmaddress[0] LOC=L5; # A0
|
| 110 |
|
|
|
| 111 |
|
|
# A0
|
| 112 |
|
|
### Spartan-3 SRAM:Data for IC10:
|
| 113 |
|
|
NET xmdata[15] LOC=R1; # D15
|
| 114 |
|
|
# D15
|
| 115 |
|
|
NET xmdata[14] LOC=P1; # D14
|
| 116 |
|
|
# D14
|
| 117 |
|
|
NET xmdata[13] LOC=L2; # D13
|
| 118 |
|
|
# D13
|
| 119 |
|
|
NET xmdata[12] LOC=J2; # D12
|
| 120 |
|
|
# D12
|
| 121 |
|
|
NET xmdata[11] LOC=H1; # D11
|
| 122 |
|
|
# D11
|
| 123 |
|
|
NET xmdata[10] LOC=F2; # D10
|
| 124 |
|
|
# D10
|
| 125 |
|
|
NET xmdata[9] LOC=P8; # D9
|
| 126 |
|
|
# D9
|
| 127 |
|
|
NET xmdata[8] LOC=D3; # D8
|
| 128 |
|
|
# D8
|
| 129 |
|
|
NET xmdata[7] LOC=B1; # D7
|
| 130 |
|
|
# D7
|
| 131 |
|
|
NET xmdata[6] LOC=C1; # D6
|
| 132 |
|
|
# D6
|
| 133 |
|
|
NET xmdata[5] LOC=C2; # D5
|
| 134 |
|
|
# D5
|
| 135 |
|
|
NET xmdata[4] LOC=R5; # D4
|
| 136 |
|
|
# D4
|
| 137 |
|
|
NET xmdata[3] LOC=T5; # D3
|
| 138 |
|
|
# D3
|
| 139 |
|
|
NET xmdata[2] LOC=R6; # D2
|
| 140 |
|
|
# D2
|
| 141 |
|
|
NET xmdata[1] LOC=T8; # D1
|
| 142 |
|
|
# D1
|
| 143 |
|
|
NET xmdata[0] LOC=N7; # D0
|
| 144 |
|
|
|
| 145 |
|
|
|
| 146 |
|
|
# D0
|
| 147 |
|
|
# LB1 - lower byte enable (active low)
|
| 148 |
|
|
# WE - write enable (active low)
|
| 149 |
|
|
# WE - write enable (active low)
|
| 150 |
|
|
#PACE: Start of Constraints generated by PACE
|
| 151 |
|
|
#PACE: Start of PACE I/O Pin Assignments
|
| 152 |
|
|
NET "clkin" LOC = "T9" | IOSTANDARD = LVCMOS33 ; # CLK - 50MHz oscillator
|
| 153 |
|
|
# CLK - 50MHz oscillator
|
| 154 |
|
|
NET "digsel<0>" IOSTANDARD = LVCMOS33 ;
|
| 155 |
|
|
NET "digsel<1>" IOSTANDARD = LVCMOS33 ;
|
| 156 |
|
|
NET "digsel<2>" IOSTANDARD = LVCMOS33 ;
|
| 157 |
|
|
NET "digsel<3>" IOSTANDARD = LVCMOS33 ;
|
| 158 |
|
|
NET "display<0>" IOSTANDARD = LVCMOS33 ;
|
| 159 |
|
|
NET "display<1>" IOSTANDARD = LVCMOS33 ;
|
| 160 |
|
|
NET "display<2>" IOSTANDARD = LVCMOS33 ;
|
| 161 |
|
|
NET "display<3>" IOSTANDARD = LVCMOS33 ;
|
| 162 |
|
|
NET "display<4>" IOSTANDARD = LVCMOS33 ;
|
| 163 |
|
|
NET "display<5>" IOSTANDARD = LVCMOS33 ;
|
| 164 |
|
|
NET "display<6>" IOSTANDARD = LVCMOS33 ;
|
| 165 |
|
|
NET "dp" LOC = "P16"; # LED display decimal point (active low)
|
| 166 |
|
|
NET "dp" IOSTANDARD = LVCMOS33;
|
| 167 |
|
|
NET "pb0" IOSTANDARD = LVCMOS33;
|
| 168 |
|
|
NET "pb1" IOSTANDARD = LVCMOS33;
|
| 169 |
|
|
NET "pb2" IOSTANDARD = LVCMOS33;
|
| 170 |
|
|
NET "pb3" IOSTANDARD = LVCMOS33;
|
| 171 |
|
|
NET "led<0>" IOSTANDARD = LVCMOS33 ;
|
| 172 |
|
|
NET "led<1>" IOSTANDARD = LVCMOS33 ;
|
| 173 |
|
|
NET "led<2>" IOSTANDARD = LVCMOS33 ;
|
| 174 |
|
|
NET "led<3>" IOSTANDARD = LVCMOS33 ;
|
| 175 |
|
|
NET "led<4>" IOSTANDARD = LVCMOS33 ;
|
| 176 |
|
|
NET "led<5>" IOSTANDARD = LVCMOS33 ;
|
| 177 |
|
|
NET "led<6>" IOSTANDARD = LVCMOS33 ;
|
| 178 |
|
|
NET "led<7>" IOSTANDARD = LVCMOS33 ;
|
| 179 |
|
|
NET "pb0" LOC = "L14"; # BTN3 (active high)
|
| 180 |
|
|
NET "pb1" LOC = "L13"; # BTN2 (active high)
|
| 181 |
|
|
NET "pb2" LOC = "M14"; # BTN1 (active high)
|
| 182 |
|
|
NET "pb3" LOC = "M13"; # BTN0 (active high)
|
| 183 |
|
|
NET "serialin" LOC = "T13" | IOSTANDARD = LVCMOS33 ;
|
| 184 |
|
|
NET "serialout" LOC = "R13" | IOSTANDARD = LVCMOS33 ;
|
| 185 |
|
|
NET "sw<0>" IOSTANDARD = LVCMOS33 ;
|
| 186 |
|
|
NET "sw<1>" IOSTANDARD = LVCMOS33 ;
|
| 187 |
|
|
NET "sw<2>" IOSTANDARD = LVCMOS33 ;
|
| 188 |
|
|
NET "sw<3>" IOSTANDARD = LVCMOS33 ;
|
| 189 |
|
|
NET "sw<4>" IOSTANDARD = LVCMOS33 ;
|
| 190 |
|
|
NET "sw<5>" IOSTANDARD = LVCMOS33 ;
|
| 191 |
|
|
NET "sw<6>" IOSTANDARD = LVCMOS33 ;
|
| 192 |
|
|
NET "sw<7>" IOSTANDARD = LVCMOS33 ;
|
| 193 |
|
|
NET "xmaddress<0>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 194 |
|
|
NET "xmaddress<10>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 195 |
|
|
NET "xmaddress<11>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 196 |
|
|
NET "xmaddress<12>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 197 |
|
|
NET "xmaddress<13>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 198 |
|
|
NET "xmaddress<14>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 199 |
|
|
NET "xmaddress<15>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 200 |
|
|
NET "xmaddress<16>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 201 |
|
|
NET "xmaddress<17>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 202 |
|
|
NET "xmaddress<1>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 203 |
|
|
NET "xmaddress<2>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 204 |
|
|
NET "xmaddress<3>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 205 |
|
|
NET "xmaddress<4>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 206 |
|
|
NET "xmaddress<5>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 207 |
|
|
NET "xmaddress<6>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 208 |
|
|
NET "xmaddress<7>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 209 |
|
|
NET "xmaddress<8>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 210 |
|
|
NET "xmaddress<9>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 211 |
|
|
NET "xmce" LOC = "P7" | IOSTANDARD = LVCMOS33 | SLEW = FAST ; # CE1 - chip enable (active low)
|
| 212 |
|
|
NET "xmdata<0>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 213 |
|
|
NET "xmdata<10>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 214 |
|
|
NET "xmdata<11>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 215 |
|
|
NET "xmdata<12>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 216 |
|
|
NET "xmdata<13>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 217 |
|
|
NET "xmdata<14>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 218 |
|
|
NET "xmdata<15>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 219 |
|
|
NET "xmdata<1>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 220 |
|
|
NET "xmdata<2>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 221 |
|
|
NET "xmdata<3>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 222 |
|
|
NET "xmdata<4>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 223 |
|
|
NET "xmdata<5>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 224 |
|
|
NET "xmdata<6>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 225 |
|
|
NET "xmdata<7>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 226 |
|
|
NET "xmdata<8>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 227 |
|
|
NET "xmdata<9>" IOSTANDARD = LVCMOS33 | SLEW = FAST ;
|
| 228 |
|
|
NET "xmlb" LOC = "P6" | IOSTANDARD = LVCMOS33 ; # LB1 - lower byte enable (active low)
|
| 229 |
|
|
NET "xmsend" LOC = "K4" | IOSTANDARD = LVCMOS33 | SLEW = FAST ; # OE - output enable (active low)|
|
| 230 |
|
|
NET "xmub" LOC = "T4" | IOSTANDARD = LVCMOS33 ; # UB1 - upper byte enable (active low)
|
| 231 |
|
|
NET "xmwrite" LOC = "G3" | IOSTANDARD = LVCMOS33 | SLEW = FAST ; # WE - write enable (active low)
|
| 232 |
|
|
#PACE: Start of PACE Area Constraints
|
| 233 |
|
|
#PACE: Start of PACE Prohibit Constraints
|
| 234 |
|
|
CONFIG PROHIBIT = C3;
|
| 235 |
|
|
CONFIG PROHIBIT = D1;
|
| 236 |
|
|
CONFIG PROHIBIT = D2;
|
| 237 |
|
|
CONFIG PROHIBIT = E1;
|
| 238 |
|
|
CONFIG PROHIBIT = E2;
|
| 239 |
|
|
CONFIG PROHIBIT = F5;
|
| 240 |
|
|
CONFIG PROHIBIT = G2;
|
| 241 |
|
|
CONFIG PROHIBIT = G1;
|
| 242 |
|
|
CONFIG PROHIBIT = J1;
|
| 243 |
|
|
CONFIG PROHIBIT = K1;
|
| 244 |
|
|
CONFIG PROHIBIT = K2;
|
| 245 |
|
|
CONFIG PROHIBIT = M2;
|
| 246 |
|
|
CONFIG PROHIBIT = M1;
|
| 247 |
|
|
CONFIG PROHIBIT = N2;
|
| 248 |
|
|
CONFIG PROHIBIT = N1;
|
| 249 |
|
|
CONFIG PROHIBIT = P2;
|
| 250 |
|
|
CONFIG PROHIBIT = M16;
|
| 251 |
|
|
CONFIG PROHIBIT = M15;
|
| 252 |
|
|
CONFIG PROHIBIT = T14;
|
| 253 |
|
|
CONFIG PROHIBIT = P5;
|
| 254 |
|
|
CONFIG PROHIBIT = N5;
|
| 255 |
|
|
CONFIG PROHIBIT = R9;
|
| 256 |
|
|
CONFIG PROHIBIT = T10;
|
| 257 |
|
|
CONFIG PROHIBIT = N10;
|
| 258 |
|
|
CONFIG PROHIBIT = R11;
|
| 259 |
|
|
CONFIG PROHIBIT = T12;
|
| 260 |
|
|
CONFIG PROHIBIT = R12;
|
| 261 |
|
|
CONFIG PROHIBIT = R4;
|
| 262 |
|
|
#PACE: End of Constraints generated by PACE
|
| 263 |
|
|
NET "clkin" TNM_NET = "clkin";
|
| 264 |
|
|
TIMESPEC "TS_clkin" = PERIOD "clkin" 35 MHz HIGH 50 %;
|
