| 1 |
2 |
wd5gnr |
Loading device for application Rf_Device from file '3s200.nph' in environment
|
| 2 |
|
|
C:\Xilinx.
|
| 3 |
|
|
"topbox" is an NCD, version 3.1, device xc3s200, package ft256, speed -4
|
| 4 |
|
|
|
| 5 |
|
|
Analysis completed Mon Oct 09 10:26:56 2006
|
| 6 |
|
|
--------------------------------------------------------------------------------
|
| 7 |
|
|
|
| 8 |
|
|
Generating Report ...
|
| 9 |
|
|
|
| 10 |
|
|
Number of warnings: 0
|
| 11 |
|
|
Total time: 3 secs
|
| 12 |
|
|
.260 Volts)
|
| 13 |
|
|
|
| 14 |
|
|
|
| 15 |
|
|
Device speed data version: "PRODUCTION 1.39 2006-08-18".
|
| 16 |
|
|
|
| 17 |
|
|
|
| 18 |
|
|
INFO:Par:253 - The Map -timing placement will be retained since it is likely to achieve better performance.
|
| 19 |
|
|
|
| 20 |
|
|
Device Utilization Summary:
|
| 21 |
|
|
|
| 22 |
|
|
Number of BUFGMUXs 3 out of 8 37%
|
| 23 |
|
|
Number of DCMs 1 out of 4 25%
|
| 24 |
|
|
Number of External IOBs 74 out of 173 42%
|
| 25 |
|
|
Number of LOCed IOBs 74 out of 74 100%
|
| 26 |
|
|
|
| 27 |
|
|
Number of Slices 634 out of 1920 33%
|
| 28 |
|
|
Number of SLICEMs 0 out of 960 0%
|
| 29 |
|
|
|
| 30 |
|
|
|
| 31 |
|
|
|
| 32 |
|
|
Overall effort level (-ol): High
|
| 33 |
|
|
Router effort level (-rl): High
|
| 34 |
|
|
|
| 35 |
|
|
Starting initial Timing Analysis. REAL time: 4 secs
|
| 36 |
|
|
Finished initial Timing Analysis. REAL time: 4 secs
|
| 37 |
|
|
|
| 38 |
|
|
Starting Router
|
| 39 |
|
|
|
| 40 |
|
|
Phase 1: 4925 unrouted; REAL time: 4 secs
|
| 41 |
|
|
|
| 42 |
|
|
Phase 2: 4582 unrouted; REAL time: 4 secs
|
| 43 |
|
|
|
| 44 |
|
|
Phase 3: 2125 unrouted; REAL time: 5 secs
|
| 45 |
|
|
|
| 46 |
|
|
Phase 4: 2125 unrouted; (0) REAL time: 5 secs
|
| 47 |
|
|
|
| 48 |
|
|
Phase 5: 2125 unrouted; (0) REAL time: 6 secs
|
| 49 |
|
|
|
| 50 |
|
|
Phase 6: 2125 unrouted; (0) REAL time: 6 secs
|
| 51 |
|
|
|
| 52 |
|
|
Phase 7: 0 unrouted; (0) REAL time: 9 secs
|
| 53 |
|
|
|
| 54 |
|
|
Phase 8: 0 unrouted; (0) REAL time: 10 secs
|
| 55 |
|
|
|
| 56 |
|
|
|
| 57 |
|
|
Total REAL time to Router completion: 11 secs
|
| 58 |
|
|
Total CPU time to Router completion: 10 secs
|
| 59 |
|
|
|
| 60 |
|
|
Partition Implementation Status
|
| 61 |
|
|
-------------------------------
|
| 62 |
|
|
|
| 63 |
|
|
No Partitions were found in this design.
|
| 64 |
|
|
|
| 65 |
|
|
-------------------------------
|
| 66 |
|
|
|
| 67 |
|
|
Generating "PAR" statistics.
|
| 68 |
|
|
|
| 69 |
|
|
**************************
|
| 70 |
|
|
Generating Clock Report
|
| 71 |
|
|
**************************
|
| 72 |
|
|
|
| 73 |
|
|
+---------------------+--------------+------+------+------------+-------------+
|
| 74 |
|
|
| Clock Net | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
|
| 75 |
|
|
+---------------------+--------------+------+------+------------+-------------+
|
| 76 |
|
|
| clk | BUFGMUX1| No | 320 | 0.005 | 1.015 |
|
| 77 |
|
|
+---------------------+--------------+------+------+------------+-------------+
|
| 78 |
|
|
|
| 79 |
|
|
* Net Skew is the difference between the minimum and maximum routing
|
| 80 |
|
|
only delays for the net. Note this is different from Clock Skew which
|
| 81 |
|
|
is reported in TRCE timing report. Clock Skew is the difference between
|
| 82 |
|
|
the minimum and maximum path delays which includes logic delays.
|
| 83 |
|
|
|
| 84 |
|
|
Timing Score: 0
|
| 85 |
|
|
|
| 86 |
|
|
Number of Timing Constraints that were not applied: 2
|
| 87 |
|
|
|
| 88 |
|
|
Asterisk (*) preceding a constraint indicates it was not met.
|
| 89 |
|
|
This may be due to a setup or hold violation.
|
| 90 |
|
|
|
| 91 |
|
|
------------------------------------------------------------------------------------------------------
|
| 92 |
|
|
Constraint | Requested | Actual | Logic | Absolute |Number of
|
| 93 |
|
|
| | | Levels | Slack |errors
|
| 94 |
|
|
------------------------------------------------------------------------------------------------------
|
| 95 |
|
|
TS_CPU_ctl_clockgen_CLKFX_BUF = PERIOD TI | 27.777ns | 25.408ns | 5 | 2.369ns | 0
|
| 96 |
|
|
MEGRP "CPU_ctl_clockgen_CLKFX_BUF" | | | | |
|
| 97 |
|
|
TS_clkin * 0.72 HIGH 50% | | | | |
|
| 98 |
|
|
------------------------------------------------------------------------------------------------------
|
| 99 |
|
|
TS_clkin = PERIOD TIMEGRP "clkin" 50 MHz | N/A | N/A | N/A | N/A | N/A
|
| 100 |
|
|
HIGH 50% | | | | |
|
| 101 |
|
|
------------------------------------------------------------------------------------------------------
|
| 102 |
|
|
TS_CPU_ctl_clockgen_CLKFX180_BUF = PERIOD | N/A | N/A | N/A | N/A | N/A
|
| 103 |
|
|
TIMEGRP "CPU_ctl_clockgen_CLKFX1 | | | | |
|
| 104 |
|
|
80_BUF" TS_clkin * 0.72 PHASE 13.889 ns H | | | | |
|
| 105 |
|
|
IGH 50% | | | | |
|
| 106 |
|
|
------------------------------------------------------------------------------------------------------
|
| 107 |
|
|
|
| 108 |
|
|
|
| 109 |
|
|
All constraints were met.
|
| 110 |
|
|
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
|
| 111 |
|
|
constraint does not cover any paths or that it has no requested value.
|
| 112 |
|
|
|
| 113 |
|
|
|
| 114 |
|
|
Generating Pad Report.
|
| 115 |
|
|
|
| 116 |
|
|
All signals are completely routed.
|
| 117 |
|
|
|
| 118 |
|
|
Total REAL time to PAR completion: 12 secs
|
| 119 |
|
|
Total CPU time to PAR completion: 12 secs
|
| 120 |
|
|
|
| 121 |
|
|
Peak Memory Usage: 124 MB
|
| 122 |
|
|
|
| 123 |
|
|
Placer: Placement generated during map.
|
| 124 |
|
|
Routing: Completed - No errors found.
|
| 125 |
|
|
Timing: Completed - No errors found.
|
| 126 |
|
|
|
| 127 |
|
|
Number of error messages: 0
|
| 128 |
|
|
Number of warning messages: 0
|
| 129 |
|
|
Number of info messages: 1
|
| 130 |
|
|
|
| 131 |
|
|
Writing design to file C:/blue8/topbox.ncd
|
| 132 |
|
|
|
| 133 |
|
|
|
| 134 |
|
|
|
| 135 |
|
|
PAR done!
|
