OpenCores
URL https://opencores.org/ocsvn/blue/blue/trunk

Subversion Repositories blue

[/] [blue/] [trunk/] [blue8/] [transcript] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl
2
# do tbuart.fdo
3
# ** Warning: (vlib-34) Library already exists at "work".
4
# Model Technology ModelSim XE III vlog 6.1e Compiler 2006.03 Mar  8 2006
5
# -- Compiling module rcvr
6
#
7
# Top level modules:
8
#       rcvr
9
# Model Technology ModelSim XE III vlog 6.1e Compiler 2006.03 Mar  8 2006
10
# -- Compiling module txmit
11
#
12
# Top level modules:
13
#       txmit
14
# Model Technology ModelSim XE III vlog 6.1e Compiler 2006.03 Mar  8 2006
15
# -- Compiling module uart
16
#
17
# Top level modules:
18
#       uart
19
# Model Technology ModelSim XE III vlog 6.1e Compiler 2006.03 Mar  8 2006
20
# -- Compiling module tbuart
21
#
22
# Top level modules:
23
#       tbuart
24
# Model Technology ModelSim XE III vlog 6.1e Compiler 2006.03 Mar  8 2006
25
# -- Compiling module glbl
26
#
27
# Top level modules:
28
#       glbl
29
# vsim -L xilinxcorelib_ver -L unisims_ver -lib work -t 1ps tbuart glbl
30
# Loading work.tbuart
31
# Loading work.uart
32
# ** Warning: (vsim-3009) [TSCALE] - Module 'uart' does not have a `timescale directive in effect, but previous modules do.
33
#         Region: /tbuart/UUT
34
# Loading work.rcvr
35
# Loading work.txmit
36
# Loading work.glbl
37
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
38
# .main_pane.workspace
39
# .main_pane.signals.interior.cs
40
do C:/blue71/wave.do
41
run -all
42
# No errors or warnings.
43
# Break at tbuart.tfw line 73
44
run -all
45
# Break key hit
46
# Break at tbuart.tfw line 45

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.