OpenCores
URL https://opencores.org/ocsvn/blue/blue/trunk

Subversion Repositories blue

[/] [blue/] [trunk/] [blue8/] [uarttest.ucf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
##### >>>   UCF File for Xilinx Spartan-3 FPGA Board   <<< #####
2
### Created by Spartan-3 UCF Generator on 12/28/2005 at 12:26
3
 
4
### Spartan-3 Clock Oscillator:
5
### Spartan-3 Pushbutton Switches:
6
### Spartan-3 Slide Switches:
7
NET sw[7] LOC=K13;  # SW7 (active high when up)
8
NET sw[6] LOC=K14;  # SW6 (active high when up)
9
NET sw[5] LOC=J13;  # SW5 (active high when up)
10
NET sw[4] LOC=J14;  # SW4 (active high when up)
11
NET sw[3] LOC=H13;  # SW3 (active high when up)
12
NET sw[2] LOC=H14;  # SW2 (active high when up)
13
NET sw[1] LOC=G12;  # SW1 (active high when up)
14
NET sw[0] LOC=F12;  # SW0 (active high when up)
15
 
16
 
17
 
18
### Spartan-3 Discrete LEDs:
19
NET led[7] LOC=P11;  # LD7 (active high)
20
NET led[6] LOC=P12;  # LD6 (active high)
21
NET led[5] LOC=N12;  # LD5 (active high)
22
NET led[4] LOC=P13;  # LD4 (active high)
23
NET led[3] LOC=N14;  # LD3 (active high)
24
NET led[2] LOC=L12;  # LD2 (active high)
25
NET led[1] LOC=P14;  # LD1 (active high)
26
NET led[0] LOC=K12;  # LD0 (active high)
27
 
28
 
29
### Spartan-3 7-Segment LED:   digit enables:
30
NET digsel[3] LOC=E13;  # left digit (active low)
31
NET digsel[2] LOC=F14;  # middle left digit (active low)
32
NET digsel[1] LOC=G14;  # middle right digit (active low)
33
NET digsel[0] LOC=D14;  # right digit (active low)
34
 
35
### Spartan-3 7-Segment LED:   segment enables:
36
NET display[0] LOC=E14;  # LED display segment a (active low)
37
NET display[1] LOC=G13;  # LED display segment b (active low)
38
NET display[2] LOC=N15;  # LED display segment c (active low)
39
NET display[3] LOC=P15;  # LED display segment d (active low)
40
NET display[4] LOC=R16;  # LED display segment e (active low)
41
NET display[5] LOC=F13;  # LED display segment f (active low)
42
NET display[6] LOC=N16;  # LED display segment g (active low)
43
### Spartan-3 SRAM:Enables for IC10:
44
### Spartan-3 SRAM:Enables for both IC10 and IC11:
45
### Spartan-3 SRAM:Address for both IC10 and IC11:
46
NET xmaddress[17] LOC=L3;  # A17
47
NET xmaddress[16] LOC=K5;  # A16
48
NET xmaddress[15] LOC=K3;  # A15
49
NET xmaddress[14] LOC=J3;  # A14
50
NET xmaddress[13] LOC=J4;  # A13
51
NET xmaddress[12] LOC=H4;  # A12
52
NET xmaddress[11] LOC=H3;  # A11
53
NET xmaddress[10] LOC=G5;  # A10
54
NET xmaddress[9] LOC=E4;  # A9
55
NET xmaddress[8] LOC=E3;  # A8
56
NET xmaddress[7] LOC=F4;  # A7
57
NET xmaddress[6] LOC=F3;  # A6
58
NET xmaddress[5] LOC=G4;  # A5
59
NET xmaddress[4] LOC=L4;  # A4
60
NET xmaddress[3] LOC=M3;  # A3
61
NET xmaddress[2] LOC=M4;  # A2
62
NET xmaddress[1] LOC=N3;  # A1
63
NET xmaddress[0] LOC=L5;  # A0
64
 
65
### Spartan-3 SRAM:Data for IC10:
66
NET xmdata[15] LOC=R1;  # D15
67
NET xmdata[14] LOC=P1;  # D14
68
NET xmdata[13] LOC=L2;  # D13
69
NET xmdata[12] LOC=J2;  # D12
70
NET xmdata[11] LOC=H1;  # D11
71
NET xmdata[10] LOC=F2;  # D10
72
NET xmdata[9] LOC=P8;  # D9
73
NET xmdata[8] LOC=D3;  # D8
74
NET xmdata[7] LOC=B1;  # D7
75
NET xmdata[6] LOC=C1;  # D6
76
NET xmdata[5] LOC=C2;  # D5
77
NET xmdata[4] LOC=R5;  # D4
78
NET xmdata[3] LOC=T5;  # D3
79
NET xmdata[2] LOC=R6;  # D2
80
NET xmdata[1] LOC=T8;  # D1
81
NET xmdata[0] LOC=N7;  # D0
82
 
83
 
84
 # LB1 - lower byte enable (active low)
85
 
86
 
87
 # WE - write enable (active low)
88
 
89
 
90
 
91
 
92
 
93
 # WE - write enable (active low)
94
 
95
 
96
 
97
 
98
#PACE: Start of Constraints generated by PACE
99
 
100
#PACE: Start of PACE I/O Pin Assignments
101
NET "clkin"  LOC = "T9" | IOSTANDARD = LVCMOS33 ; # CLK - 50MHz oscillator
102
# CLK - 50MHz oscillator
103
 
104
NET "digsel<0>" IOSTANDARD = LVCMOS33 ;
105
NET "digsel<1>" IOSTANDARD = LVCMOS33 ;
106
NET "digsel<2>" IOSTANDARD = LVCMOS33 ;
107
NET "digsel<3>" IOSTANDARD = LVCMOS33 ;
108
NET "display<0>" IOSTANDARD = LVCMOS33 ;
109
NET "display<1>" IOSTANDARD = LVCMOS33 ;
110
NET "display<2>" IOSTANDARD = LVCMOS33 ;
111
NET "display<3>" IOSTANDARD = LVCMOS33 ;
112
NET "display<4>" IOSTANDARD = LVCMOS33 ;
113
NET "display<5>" IOSTANDARD = LVCMOS33 ;
114
NET "display<6>" IOSTANDARD = LVCMOS33 ;
115
NET "dp"  LOC = "P16"   ; # LED display decimal point (active low)
116
NET "dp" IOSTANDARD = LVCMOS33;
117
NET "pb0" IOSTANDARD = LVCMOS33;
118
NET "pb1" IOSTANDARD = LVCMOS33;
119
NET "pb2" IOSTANDARD = LVCMOS33;
120
NET "pb3" IOSTANDARD = LVCMOS33;
121
 
122
NET "led<0>" IOSTANDARD = LVCMOS33 ;
123
NET "led<1>" IOSTANDARD = LVCMOS33 ;
124
NET "led<2>" IOSTANDARD = LVCMOS33 ;
125
NET "led<3>" IOSTANDARD = LVCMOS33 ;
126
NET "led<4>" IOSTANDARD = LVCMOS33 ;
127
NET "led<5>" IOSTANDARD = LVCMOS33 ;
128
NET "led<6>" IOSTANDARD = LVCMOS33 ;
129
NET "led<7>" IOSTANDARD = LVCMOS33 ;
130
NET "pb3"  LOC = "L14"  ; # BTN3 (active high)
131
NET "pb2"  LOC = "L13"  ; # BTN2 (active high)
132
NET "pb1"  LOC = "M14"  ; # BTN1 (active high)
133
NET "pb0"  LOC = "M13"  ; # BTN0 (active high)
134
 
135
NET "serialin"  LOC = "T13" | IOSTANDARD = LVCMOS33 ;
136
NET "serialout"  LOC = "R13" | IOSTANDARD = LVCMOS33 ;
137
NET "sw<0>" IOSTANDARD = LVCMOS33 ;
138
NET "sw<1>" IOSTANDARD = LVCMOS33 ;
139
NET "sw<2>" IOSTANDARD = LVCMOS33 ;
140
NET "sw<3>" IOSTANDARD = LVCMOS33 ;
141
NET "sw<4>" IOSTANDARD = LVCMOS33 ;
142
NET "sw<5>" IOSTANDARD = LVCMOS33 ;
143
NET "sw<6>" IOSTANDARD = LVCMOS33 ;
144
NET "sw<7>" IOSTANDARD = LVCMOS33 ;
145
NET "xmaddress<0>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
146
NET "xmaddress<10>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
147
NET "xmaddress<11>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
148
NET "xmaddress<12>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
149
NET "xmaddress<13>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
150
NET "xmaddress<14>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
151
NET "xmaddress<15>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
152
NET "xmaddress<16>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
153
NET "xmaddress<17>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
154
NET "xmaddress<1>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
155
NET "xmaddress<2>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
156
NET "xmaddress<3>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
157
NET "xmaddress<4>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
158
NET "xmaddress<5>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
159
NET "xmaddress<6>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
160
NET "xmaddress<7>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
161
NET "xmaddress<8>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
162
NET "xmaddress<9>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
163
NET "xmce"  LOC = "P7" | IOSTANDARD = LVCMOS33  | SLEW = FAST ; # CE1 - chip enable (active low)
164
NET "xmdata<0>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
165
NET "xmdata<10>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
166
NET "xmdata<11>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
167
NET "xmdata<12>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
168
NET "xmdata<13>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
169
NET "xmdata<14>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
170
NET "xmdata<15>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
171
NET "xmdata<1>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
172
NET "xmdata<2>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
173
NET "xmdata<3>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
174
NET "xmdata<4>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
175
NET "xmdata<5>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
176
NET "xmdata<6>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
177
NET "xmdata<7>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
178
NET "xmdata<8>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
179
NET "xmdata<9>" IOSTANDARD = LVCMOS33  | SLEW = FAST ;
180
NET "xmlb"  LOC = "P6" | IOSTANDARD = LVCMOS33 ; # LB1 - lower byte enable (active low)
181
 
182
 
183
 
184
NET "xmsend"  LOC = "K4" | IOSTANDARD = LVCMOS33  | SLEW = FAST ; # OE - output enable (active low)|
185
NET "xmub"  LOC = "T4" | IOSTANDARD = LVCMOS33 ; # UB1 - upper byte enable (active low)
186
NET "xmwrite"  LOC = "G3" | IOSTANDARD = LVCMOS33  | SLEW = FAST ; # WE - write enable (active low)
187
 
188
 
189
 
190
#PACE: Start of PACE Area Constraints
191
 
192
#PACE: Start of PACE Prohibit Constraints
193
CONFIG PROHIBIT = C3;
194
CONFIG PROHIBIT = D1;
195
CONFIG PROHIBIT = D2;
196
CONFIG PROHIBIT = E1;
197
CONFIG PROHIBIT = E2;
198
CONFIG PROHIBIT = F5;
199
CONFIG PROHIBIT = G2;
200
CONFIG PROHIBIT = G1;
201
CONFIG PROHIBIT = J1;
202
CONFIG PROHIBIT = K1;
203
CONFIG PROHIBIT = K2;
204
CONFIG PROHIBIT = M2;
205
CONFIG PROHIBIT = M1;
206
CONFIG PROHIBIT = N2;
207
CONFIG PROHIBIT = N1;
208
CONFIG PROHIBIT = P2;
209
CONFIG PROHIBIT = M16;
210
CONFIG PROHIBIT = M15;
211
CONFIG PROHIBIT = T14;
212
CONFIG PROHIBIT = P5;
213
CONFIG PROHIBIT = N5;
214
CONFIG PROHIBIT = R9;
215
CONFIG PROHIBIT = T10;
216
CONFIG PROHIBIT = N10;
217
CONFIG PROHIBIT = R11;
218
CONFIG PROHIBIT = T12;
219
CONFIG PROHIBIT = R12;
220
CONFIG PROHIBIT = R4;
221
 
222
#PACE: End of Constraints generated by PACE

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.