OpenCores
URL https://opencores.org/ocsvn/bluespec-h264/bluespec-h264/trunk

Subversion Repositories bluespec-h264

[/] [bluespec-h264/] [trunk/] [src_fpga/] [build/] [Makefile] - Blame information for rev 100

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 jamey.hick
#=======================================================================
2
# 6.375 Makefile for bsc-compile
3
#-----------------------------------------------------------------------
4 13 jamey.hick
# $Id: Makefile,v 1.3 2008-06-26 17:52:59 jamey.hicks Exp $
5 4 jamey.hick
#
6
 
7
default : all
8
 
9
basedir  = ../
10
 
11
#--------------------------------------------------------------------
12
# Sources
13
#--------------------------------------------------------------------
14
 
15
# Library components
16
 
17
bsvclibdir = $(MIT6375_HOME)/install/bsvclib
18
bsvclibsrcs = \
19
 
20
# Bluespec sources
21
 
22
toplevel_module = mkTestBench
23
 
24
srcdir = $(basedir)
25
srcmem = ../../../MemController
26
bsvsrcs = \
27
        $(srcdir)/BRAM.bsv \
28
        $(srcdir)/H264Types.bsv \
29
        $(srcdir)/ExpGolomb.bsv \
30
        $(srcdir)/CAVLC.bsv \
31
        $(srcdir)/IH264.bsv \
32
        $(srcdir)/IInputGen.bsv \
33
        $(srcdir)/INalUnwrap.bsv \
34
        $(srcdir)/IEntropyDec.bsv \
35
        $(srcdir)/ICalc_nC.bsv \
36
        $(srcdir)/IMemED.bsv \
37
        $(srcdir)/IFPGAInterface.bsv \
38
        $(srcdir)/IEDKBRAM.bsv \
39
        $(srcdir)/IVgaController.bsv \
40
        $(srcdir)/IInverseTrans.bsv \
41
        $(srcdir)/IPrediction.bsv \
42
        $(srcdir)/IDeblockFilter.bsv \
43
        $(srcdir)/IBufferControl.bsv \
44
        $(srcdir)/IFinalOutput.bsv \
45
        $(srcdir)/mkH264.bsv \
46
        $(srcdir)/mkInputGen.bsv \
47
        $(srcdir)/mkNalUnwrap.bsv \
48
        $(srcdir)/mkEntropyDec.bsv \
49
        $(srcdir)/mkCalc_nC.bsv \
50
        $(srcdir)/mkMemED.bsv \
51
        $(srcdir)/mkInverseTrans.bsv \
52
        $(srcdir)/mkPrediction.bsv \
53
        $(srcdir)/mkDeblockFilter.bsv \
54
        $(srcdir)/mkBufferControl.bsv \
55
        $(srcdir)/mkFinalOutput.bsv \
56
        $(srcdir)/mkTH.bsv \
57
        $(srcdir)/mkTestBench.bsv \
58
        $(srcdir)/mkVgaController.bsv \
59
        $(srcdir)/MemControllerTypes.bsv \
60
        $(srcdir)/IMemClient.bsv \
61
        $(srcdir)/IMemClientBackend.bsv \
62
        $(srcdir)/IMemController.bsv \
63
        $(srcdir)/IMemScheduler.bsv \
64
        $(srcdir)/mkMemClient.bsv \
65
        $(srcdir)/mkBRAMMemController.bsv \
66
        $(srcdir)/mkRoundRobinMemScheduler.bsv \
67
        $(srcdir)/mkPriorityRoundRobinMemScheduler.bsv \
68
        $(srcdir)/BRAM.bsv \
69
        $(srcdir)/FIFO_2.bsv \
70
        $(srcdir)/mkSatCounter.bsv \
71
        $(srcdir)/SRAM.bsv \
72
        $(srcdir)/mkSRAMMemController.bsv \
73
        $(srcdir)/ISRAMWires.bsv \
74
        $(srcdir)/IInterpolator.bsv \
75
        $(srcdir)/mkInterpolator.bsv \
76
        $(srcdir)/mkFrameBuffer.bsv \
77
        $(srcdir)/IFrameBuffer.bsv \
78
        $(srcdir)/BlueBRAM.bsv \
79
        $(srcdir)/SRAMEmulator.bsv \
80
        $(srcdir)/BlueSRAM.bsv \
81
        $(srcdir)/IFPGA_FIFO.bsv \
82
        $(srcdir)/mkSizedFIFO_fpga.bsv \
83
#--------------------------------------------------------------------
84
# Build rules
85
#--------------------------------------------------------------------
86
 
87
BSC_COMP = bsc
88
#BSC_OPTS = -u -show-module-use - -keep-fires -aggressive-conditions \
89
#           -relax-method-earliness -relax-method-urgency -v
90
 
91 7 jamey.hick
BSC_OPTS = +RTS -K40000k --RTS -u -v -verilog -aggressive-conditions
92 4 jamey.hick
 
93
# Copy over the bluespec source
94
 
95
$(notdir $(bsvsrcs)) : % : $(srcdir)/%
96
        cp $< .
97
 
98
$(notdir $(bsvclibsrcs)) : % : $(bsvclibdir)/%
99
        cp $< .
100
 
101
# Run the bluespec compiler
102
 
103
bsv_TH_vsrc = $(toplevel_module).v
104
$(bsv_TH_vsrc) $(bsv_lib_use) : $(notdir $(bsvsrcs) $(bsvclibsrcs))
105
        $(BSC_COMP) $(BSC_OPTS) -g $(toplevel_module) $(toplevel_module).bsv > out.log
106
 
107
compile : $(toplevel_module).v
108
 
109
# Create a schedule file
110
 
111
schedule_rpt = schedule.rpt
112
$(schedule_rpt) : $(notdir $(bsvsrcs) $(bsvclibsrcs))
113
        rm -rf *.v
114
        $(BSC_COMP) $(BSC_OPTS) -show-schedule -show-rule-rel \* \* -g $(toplevel_module) \
115
                $(toplevel_module).bsv >& $(schedule_rpt)
116
 
117
junk += $(notdir $(bsvsrcs)) $(notdir $(bsvclibsrcs)) \
118
            $(schedule_rpt) *.use *.bi *.bo *.v bsc.log
119
 
120
#--------------------------------------------------------------------
121
# Default make target
122
#--------------------------------------------------------------------
123
 
124
all : compile
125
 
126
#--------------------------------------------------------------------
127
# Clean up
128
#--------------------------------------------------------------------
129
 
130
clean :
131
        rm -rf $(junk) *~ \#*

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.