OpenCores
URL https://opencores.org/ocsvn/bu_pacman/bu_pacman/trunk

Subversion Repositories bu_pacman

[/] [bu_pacman/] [tags/] [arelease/] [test_memory.bgn] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 soloist_hu
Release 10.1 - Bitgen K.31 (nt)
2
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
3
Loading device for application Rf_Device from file '3s200.nph' in environment
4
C:\Xilinx\10.1\ISE.
5
   "test_memory" is an NCD, version 3.2, device xc3s200, package ft256, speed -4
6
Opened constraints file test_memory.pcf.
7
 
8
Thu Nov 20 21:08:15 2008
9
 
10
C:\Xilinx\10.1\ISE\bin\nt\unwrapped\bitgen.exe -intstyle ise -w -g DebugBitstream:No -g Binary:no -g CRC:Enable -g ConfigRate:6 -g CclkPin:PullUp -g M0Pin:PullUp -g M1Pin:PullUp -g M2Pin:PullUp -g ProgPin:PullUp -g DonePin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g DCMShutdown:Disable -g DCIUpdateMode:AsRequired -g StartUpClk:JtagClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Match_cycle:Auto -g Security:None -g Persist:Yes -m -g ReadBack -g DonePipe:No -g DriveDone:No test_memory.ncd
11
 
12
INFO:Bitgen:40 - Replacing "Auto" with "NoWait" for option "Match_cycle".  Most
13
   commonly, bitgen has determined and will use a specific value instead of the
14
   generic command-line value of "Auto".  Alternately, this message appears if
15
   the same option is specified multiple times on the command-line.  In this
16
   case, the option listed last will be used.
17
Summary of Bitgen Options:
18
+----------------------+----------------------+
19
| Option Name          | Current Setting      |
20
+----------------------+----------------------+
21
| Compress             | (Not Specified)*     |
22
+----------------------+----------------------+
23
| Readback             | (Enabled)            |
24
+----------------------+----------------------+
25
| CRC                  | Enable**             |
26
+----------------------+----------------------+
27
| DebugBitstream       | No**                 |
28
+----------------------+----------------------+
29
| ConfigRate           | 6**                  |
30
+----------------------+----------------------+
31
| StartupClk           | JtagClk              |
32
+----------------------+----------------------+
33
| DCMShutdown          | Disable**            |
34
+----------------------+----------------------+
35
| DCIUpdateMode        | AsRequired**         |
36
+----------------------+----------------------+
37
| CclkPin              | Pullup**             |
38
+----------------------+----------------------+
39
| DonePin              | Pullup**             |
40
+----------------------+----------------------+
41
| HswapenPin           | Pullup*              |
42
+----------------------+----------------------+
43
| M0Pin                | Pullup**             |
44
+----------------------+----------------------+
45
| M1Pin                | Pullup**             |
46
+----------------------+----------------------+
47
| M2Pin                | Pullup**             |
48
+----------------------+----------------------+
49
| ProgPin              | Pullup**             |
50
+----------------------+----------------------+
51
| TckPin               | Pullup**             |
52
+----------------------+----------------------+
53
| TdiPin               | Pullup**             |
54
+----------------------+----------------------+
55
| TdoPin               | Pullup**             |
56
+----------------------+----------------------+
57
| TmsPin               | Pullup**             |
58
+----------------------+----------------------+
59
| UnusedPin            | Pulldown**           |
60
+----------------------+----------------------+
61
| GWE_cycle            | 6**                  |
62
+----------------------+----------------------+
63
| GTS_cycle            | 5**                  |
64
+----------------------+----------------------+
65
| LCK_cycle            | NoWait**             |
66
+----------------------+----------------------+
67
| Match_cycle          | NoWait               |
68
+----------------------+----------------------+
69
| DONE_cycle           | 4**                  |
70
+----------------------+----------------------+
71
| Persist              | Yes                  |
72
+----------------------+----------------------+
73
| DriveDone            | No**                 |
74
+----------------------+----------------------+
75
| DonePipe             | No**                 |
76
+----------------------+----------------------+
77
| Security             | None**               |
78
+----------------------+----------------------+
79
| UserID               | 0xFFFFFFFF**         |
80
+----------------------+----------------------+
81
| ActivateGclk         | No*                  |
82
+----------------------+----------------------+
83
| ActiveReconfig       | No*                  |
84
+----------------------+----------------------+
85
| PartialMask0         | (Not Specified)*     |
86
+----------------------+----------------------+
87
| PartialMask1         | (Not Specified)*     |
88
+----------------------+----------------------+
89
| PartialMask2         | (Not Specified)*     |
90
+----------------------+----------------------+
91
| PartialGclk          | (Not Specified)*     |
92
+----------------------+----------------------+
93
| PartialLeft          | (Not Specified)*     |
94
+----------------------+----------------------+
95
| PartialRight         | (Not Specified)*     |
96
+----------------------+----------------------+
97
| IEEE1532             | No*                  |
98
+----------------------+----------------------+
99
| Binary               | No**                 |
100
+----------------------+----------------------+
101
 *  Default setting.
102
 ** The specified setting matches the default setting.
103
 
104
Running DRC.
105
WARNING:PhysDesignRules:367 - The signal  is incomplete. The signal
106
   does not drive any load pins in the design.
107
WARNING:PhysDesignRules:367 - The signal  is incomplete. The signal
108
   does not drive any load pins in the design.
109
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
110
individual error or warning messages for more details.
111
Creating bit map...
112
Saving bit stream in "test_memory.bit".
113
Saving Readback bit file test_memory.rbb.
114
Saving Readback golden data file test_memory.rbd.
115
Saving mask data in "test_memory.msd".
116
Creating bit mask...
117
Saving mask bit stream in "test_memory.msk".
118
Bitstream generation is complete.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.