1 |
3 |
soloist_hu |
<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
|
2 |
|
|
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
|
3 |
|
|
<TABLE BORDER CELLSPACING=0 WIDTH='100%'>
|
4 |
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
|
5 |
|
|
<TD COLSPAN='4'><B>Display_Controller Project Status (11/20/2008 - 21:08:27)</B></TD></TR>
|
6 |
|
|
<TR ALIGN=LEFT>
|
7 |
|
|
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
|
8 |
|
|
<TD>Display_Controller.ise</TD>
|
9 |
|
|
<TD BGCOLOR='#FFFF99'><B>Current State:</B></TD>
|
10 |
|
|
<TD>Programming File Generated</TD>
|
11 |
|
|
</TR>
|
12 |
|
|
<TR ALIGN=LEFT>
|
13 |
|
|
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
|
14 |
|
|
<TD>test_memory</TD>
|
15 |
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
|
16 |
|
|
<TD>
|
17 |
|
|
No Errors</TD>
|
18 |
|
|
</TR>
|
19 |
|
|
<TR ALIGN=LEFT>
|
20 |
|
|
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
|
21 |
|
|
<TD>xc3s200-4ft256</TD>
|
22 |
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
|
23 |
|
|
<TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/*.xmsgs'>34 Warnings</A></TD>
|
24 |
|
|
</TR>
|
25 |
|
|
<TR ALIGN=LEFT>
|
26 |
|
|
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD>
|
27 |
|
|
<TD>ISE 10.1 - Foundation Simulator</TD>
|
28 |
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
|
29 |
|
|
<TD>
|
30 |
|
|
<A HREF_DISABLED='test_memory.unroutes'>All Signals Completely Routed</A></TD>
|
31 |
|
|
</TR>
|
32 |
|
|
<TR ALIGN=LEFT>
|
33 |
|
|
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
|
34 |
|
|
<TD>Balanced</TD>
|
35 |
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
|
36 |
|
|
<TD> </TD>
|
37 |
|
|
</TR>
|
38 |
|
|
<TR ALIGN=LEFT>
|
39 |
|
|
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
|
40 |
|
|
<TD>Xilinx Default (unlocked)</TD>
|
41 |
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
|
42 |
|
|
<TD>0 <A HREF_DISABLED='test_memory.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
|
43 |
|
|
</TR>
|
44 |
|
|
</TABLE>
|
45 |
|
|
|
46 |
|
|
|
47 |
|
|
|
48 |
|
|
<BR><TABLE BORDER CELLSPACING=0 WIDTH='100%'>
|
49 |
|
|
<TBODY><TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER width=90% COLSPAN='4'><B>Display_Controller Partition Summary</B></TD><TD ALIGN=RIGHT width=10% COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PartitionSummary"><B>[-]</B></a></TD></TR></TBODY></TD></TR>
|
50 |
|
|
<TR BGCOLOR='#FFFF99'><TD COLSPAN='5'><B>No partition information was found.</B></TD></TR>
|
51 |
|
|
</TABLE>
|
52 |
|
|
|
53 |
|
|
|
54 |
|
|
|
55 |
|
|
<BR><TABLE BORDER CELLSPACING=0 WIDTH='100%'>
|
56 |
|
|
<TBODY><TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER width=90% COLSPAN='5'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT width=10% COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR></TBODY></TD></TR>
|
57 |
|
|
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
|
58 |
|
|
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD>
|
59 |
|
|
</TR>
|
60 |
|
|
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
|
61 |
|
|
<TD ALIGN=LEFT><B>Logic Distribution </B></TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD>
|
62 |
|
|
</TR>
|
63 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number of Slices containing only related logic</TD>
|
64 |
|
|
<TD ALIGN=RIGHT>0</TD>
|
65 |
|
|
<TD ALIGN=RIGHT>0</TD>
|
66 |
|
|
<TD ALIGN=RIGHT>0%</TD>
|
67 |
|
|
<TD COLSPAN='2'> </TD>
|
68 |
|
|
</TR>
|
69 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number of Slices containing unrelated logic</TD>
|
70 |
|
|
<TD ALIGN=RIGHT>0</TD>
|
71 |
|
|
<TD ALIGN=RIGHT>0</TD>
|
72 |
|
|
<TD ALIGN=RIGHT>0%</TD>
|
73 |
|
|
<TD COLSPAN='2'> </TD>
|
74 |
|
|
</TR>
|
75 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='test_memory_map.mrp?&DataKey=IOBProperties'>IOBs</A></TD>
|
76 |
|
|
<TD ALIGN=RIGHT>10</TD>
|
77 |
|
|
<TD ALIGN=RIGHT>173</TD>
|
78 |
|
|
<TD ALIGN=RIGHT>5%</TD>
|
79 |
|
|
<TD COLSPAN='2'> </TD>
|
80 |
|
|
</TR>
|
81 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of RAMB16s</TD>
|
82 |
|
|
<TD ALIGN=RIGHT>1</TD>
|
83 |
|
|
<TD ALIGN=RIGHT>12</TD>
|
84 |
|
|
<TD ALIGN=RIGHT>8%</TD>
|
85 |
|
|
<TD COLSPAN='2'> </TD>
|
86 |
|
|
</TR>
|
87 |
|
|
</TABLE>
|
88 |
|
|
|
89 |
|
|
|
90 |
|
|
|
91 |
|
|
<BR><TABLE BORDER CELLSPACING=0 WIDTH='100%'>
|
92 |
|
|
<TBODY><TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER width=90% COLSPAN='4'><B>Performance Summary</B></TD><TD ALIGN=RIGHT width=10% COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PerformanceSummary"><B>[-]</B></a></TD></TR></TBODY></TD></TR>
|
93 |
|
|
<TR ALIGN=LEFT>
|
94 |
|
|
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
|
95 |
|
|
<TD>0</TD>
|
96 |
|
|
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
|
97 |
|
|
<TD COLSPAN='2'><A HREF_DISABLED='test_memory.pad?&DataKey=PinoutData'>Pinout Report</A></TD>
|
98 |
|
|
</TR>
|
99 |
|
|
<TR ALIGN=LEFT>
|
100 |
|
|
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD>
|
101 |
|
|
<TD>
|
102 |
|
|
<A HREF_DISABLED='test_memory.unroutes'>All Signals Completely Routed</A></TD>
|
103 |
|
|
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
|
104 |
|
|
<TD COLSPAN='2'><A HREF_DISABLED='test_memory.par?&DataKey=ClocksData'>Clock Report</A></TD>
|
105 |
|
|
</TR>
|
106 |
|
|
<TR ALIGN=LEFT>
|
107 |
|
|
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
|
108 |
|
|
<TD> </TD>
|
109 |
|
|
<TD BGCOLOR='#FFFF99'><B> </B></TD>
|
110 |
|
|
<TD COLSPAN='2'> </TD>
|
111 |
|
|
</TABLE>
|
112 |
|
|
|
113 |
|
|
|
114 |
|
|
|
115 |
|
|
<BR><TABLE BORDER CELLSPACING=0 WIDTH='100%'>
|
116 |
|
|
<TBODY><TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER width=90% COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT width=10% COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR></TBODY></TD></TR>
|
117 |
|
|
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
|
118 |
|
|
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
|
119 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='test_memory.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Thu Nov 20 21:06:23 2008</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/xst.xmsgs'>26 Warnings</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='_xmsgs/xst.xmsgs'>1 Info</A></TD></TR>
|
120 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='test_memory.bld'>Translation Report</A></TD><TD>Current</TD><TD>Thu Nov 20 21:06:55 2008</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
|
121 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='test_memory_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Thu Nov 20 21:07:13 2008</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/map.xmsgs'>4 Warnings</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='_xmsgs/map.xmsgs'>4 Infos</A></TD></TR>
|
122 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='test_memory.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Thu Nov 20 21:07:51 2008</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/par.xmsgs'>4 Warnings</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='_xmsgs/par.xmsgs'>1 Info</A></TD></TR>
|
123 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='test_memory.twr'>Static Timing Report</A></TD><TD>Current</TD><TD>Thu Nov 20 21:08:07 2008</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='_xmsgs/trce.xmsgs'>3 Infos</A></TD></TR>
|
124 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='test_memory.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>Thu Nov 20 21:08:18 2008</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/bitgen.xmsgs'>2 Warnings</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='_xmsgs/bitgen.xmsgs'>1 Info</A></TD></TR>
|
125 |
|
|
</TABLE>
|
126 |
|
|
|
127 |
|
|
|
128 |
|
|
<br><center><b>Date Generated:</b> 11/20/2008 - 21:08:28</center>
|
129 |
|
|
</BODY></HTML>
|