1 |
2 |
ash_riple |
# Copyright (C) 1991-2006 Altera Corporation
|
2 |
|
|
# Your use of Altera Corporation's design tools, logic functions
|
3 |
|
|
# and other software and tools, and its AMPP partner logic
|
4 |
|
|
# functions, and any output files from any of the foregoing
|
5 |
|
|
# (including device programming or simulation files), and any
|
6 |
|
|
# associated documentation or information are expressly subject
|
7 |
|
|
# to the terms and conditions of the Altera Program License
|
8 |
|
|
# Subscription Agreement, Altera MegaCore Function License
|
9 |
|
|
# Agreement, or other applicable license agreement, including,
|
10 |
|
|
# without limitation, that your use is for the sole purpose of
|
11 |
|
|
# programming logic devices manufactured by Altera and sold by
|
12 |
|
|
# Altera or its authorized distributors. Please refer to the
|
13 |
|
|
# applicable agreement for further details.
|
14 |
|
|
|
15 |
|
|
|
16 |
|
|
# The default values for assignments are stored in the file
|
17 |
|
|
# up_monitor_assignment_defaults.qdf
|
18 |
|
|
# If this file doesn't exist, and for assignments not listed, see file
|
19 |
|
|
# assignment_defaults.qdf
|
20 |
|
|
|
21 |
|
|
# Altera recommends that you do not modify this file. This
|
22 |
|
|
# file is updated automatically by the Quartus II software
|
23 |
|
|
# and any changes you make may be lost or overwritten.
|
24 |
|
|
|
25 |
|
|
|
26 |
|
|
set_global_assignment -name DEVICE Auto
|
27 |
|
|
set_global_assignment -name FAMILY "Cyclone III"
|
28 |
5 |
ash_riple |
set_global_assignment -name TOP_LEVEL_ENTITY up_monitor_wrapper
|
29 |
2 |
ash_riple |
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 6.1
|
30 |
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:33:38 JUNE 01, 2009"
|
31 |
|
|
set_global_assignment -name LAST_QUARTUS_VERSION "10.1 SP1"
|
32 |
|
|
set_global_assignment -name ENABLE_ADVANCED_IO_TIMING OFF
|
33 |
|
|
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output
|
34 |
|
|
|
35 |
18 |
ash_riple |
set_global_assignment -name VERILOG_FILE vendor.h
|
36 |
5 |
ash_riple |
set_global_assignment -name VERILOG_FILE ../../rtl/up_monitor_wrapper.v
|
37 |
|
|
set_global_assignment -name VERILOG_FILE ../../rtl/up_monitor.v
|
38 |
2 |
ash_riple |
set_global_assignment -name VERILOG_FILE ../../rtl/altera/virtual_jtag_addr_mask.v
|
39 |
|
|
set_global_assignment -name VERILOG_FILE ../../rtl/altera/virtual_jtag_adda_fifo.v
|
40 |
|
|
set_global_assignment -name VERILOG_FILE ../../rtl/altera/virtual_jtag_adda_trig.v
|
41 |
|
|
|
42 |
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
43 |
|
|
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
44 |
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
45 |
|
|
|
46 |
5 |
ash_riple |
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|