URL
https://opencores.org/ocsvn/c0or1k/c0or1k/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
2 |
drasko |
/*
|
| 2 |
|
|
* SCU registers
|
| 3 |
|
|
*
|
| 4 |
|
|
* Copyright (C) 2010 B Labs Ltd.
|
| 5 |
|
|
*
|
| 6 |
|
|
* Author: Prem Mallappa
|
| 7 |
|
|
*/
|
| 8 |
|
|
#ifndef __SCU_H__
|
| 9 |
|
|
#define __SCU_H__
|
| 10 |
|
|
|
| 11 |
|
|
|
| 12 |
|
|
/* Following defines may well go into realview/scu.h */
|
| 13 |
|
|
#define SCU_CTRL_REG 0x00 /* Control Register */
|
| 14 |
|
|
#define SCU_CFG_REG 0x04 /* Configuration Register */
|
| 15 |
|
|
#define SCU_CPU_PWR_REG 0x08 /* SCU CPU Power state register */
|
| 16 |
|
|
#define SCU_INV_ALL_S 0x0C /* SCU Invalidate all Secure Registers */
|
| 17 |
|
|
#define SCU_ACCESS_REG_S 0x50 /* SCU Access Control Secure */
|
| 18 |
|
|
#define SCU_ACCESS_REG_NS 0x54 /* SCU Access Control Non-Secure */
|
| 19 |
|
|
|
| 20 |
|
|
/* The contents of CONTROL AND CONFIG are Implementation Defined. so they may go into platform specific scu.h */
|
| 21 |
|
|
#define SCU_CTRL_EN (1 << 0)
|
| 22 |
|
|
#define SCU_CTRL_ADDR_FLTR_EN (1 << 1)
|
| 23 |
|
|
#define SCU_CTRL_PARITY_ON (1 << 2)
|
| 24 |
|
|
#define SCU_CTRL_STBY_EN (1 << 5) /* SCU StandBy Enable */
|
| 25 |
|
|
#define SCU_CTRL_GIC_STBY_EN (1 << 6) /* GIC Standby enable */
|
| 26 |
|
|
|
| 27 |
|
|
/* Config register */
|
| 28 |
|
|
#define SCU_CFG_SMP_MASK 0x000000f0
|
| 29 |
|
|
#define SCU_CFG_TAG_RAM_MASK 0x0000ff00
|
| 30 |
|
|
#define SCU_CFG_NCPU_MASK 0x7
|
| 31 |
|
|
#define SCU_CFG_SMP_NCPU_SHIFT 4
|
| 32 |
|
|
|
| 33 |
|
|
|
| 34 |
|
|
#endif /* __SCU_H__ */
|
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.