| 1 |
2 |
drasko |
/*
|
| 2 |
|
|
* Describes physical memory layout of EB platform.
|
| 3 |
|
|
*
|
| 4 |
|
|
* This only include physical and memory offsets that
|
| 5 |
|
|
* are not included in realview/offsets.h
|
| 6 |
|
|
*
|
| 7 |
|
|
* Copyright (C) 2009 B Labs Ltd.
|
| 8 |
|
|
* Author: Prem Mallappa <prem.mallappa@b-labs.co.uk>
|
| 9 |
|
|
*/
|
| 10 |
|
|
|
| 11 |
|
|
#ifndef __PLATFORM_EB_OFFSETS_H__
|
| 12 |
|
|
#define __PLATFORM_EB_OFFSETS_H__
|
| 13 |
|
|
|
| 14 |
|
|
#include <l4/platform/realview/offsets.h>
|
| 15 |
|
|
|
| 16 |
|
|
/* Device offsets in physical memory */
|
| 17 |
|
|
#define PLATFORM_GIC1_BASE 0x10040000 /* GIC 1 */
|
| 18 |
|
|
#define PLATFORM_GIC2_BASE 0x10050000 /* GIC 2 */
|
| 19 |
|
|
#define PLATFORM_GIC3_BASE 0x10060000 /* GIC 3 */
|
| 20 |
|
|
#define PLATFORM_GIC4_BASE 0x10070000 /* GIC 4 */
|
| 21 |
|
|
|
| 22 |
|
|
/*
|
| 23 |
|
|
* Virtual device offsets for EB platform - starting from
|
| 24 |
|
|
* the last common realview virtual device offset
|
| 25 |
|
|
*/
|
| 26 |
|
|
#define MPCORE_PRIVATE_VBASE (IO_AREA0_VADDR + (14 * DEVICE_PAGE))
|
| 27 |
|
|
|
| 28 |
|
|
#if defined (CONFIG_CPU_CORTEXA9)
|
| 29 |
|
|
#define MPCORE_PRIVATE_BASE 0x1F000000
|
| 30 |
|
|
#endif /* End CORTEXA9 */
|
| 31 |
|
|
|
| 32 |
|
|
#if defined (CONFIG_CPU_ARM11MPCORE)
|
| 33 |
|
|
#if defined REV_C || defined REV_D
|
| 34 |
|
|
#define MPCORE_PRIVATE_BASE 0x1F000000
|
| 35 |
|
|
#else /* REV_B and QEMU */
|
| 36 |
|
|
#define MPCORE_PRIVATE_BASE 0x10100000
|
| 37 |
|
|
#endif /* End REV_B and QEMU */
|
| 38 |
|
|
#endif /* End ARM11MPCORE */
|
| 39 |
|
|
|
| 40 |
|
|
#if defined (CONFIG_CPU_CORTEXA9) || defined (CONFIG_CPU_ARM11MPCORE)
|
| 41 |
|
|
/* MPCore private memory region */
|
| 42 |
|
|
#define SCU_BASE MPCORE_PRIVATE_BASE
|
| 43 |
|
|
#define SCU_VBASE MPCORE_PRIVATE_VBASE
|
| 44 |
|
|
#define GIC0_CPU_VBASE (MPCORE_PRIVATE_VBASE + 0x100)
|
| 45 |
|
|
#define GIC0_DIST_VBASE (MPCORE_PRIVATE_VBASE + 0x1000)
|
| 46 |
|
|
#endif /* End CORTEXA9 || ARM11MPCORE */
|
| 47 |
|
|
|
| 48 |
|
|
#define GIC1_CPU_VBASE (PLATFORM_GIC1_VBASE + 0x0)
|
| 49 |
|
|
#define GIC2_CPU_VBASE (PLATFORM_GIC2_VBASE + 0x0)
|
| 50 |
|
|
#define GIC3_CPU_VBASE (PLATFORM_GIC3_VBASE + 0x0)
|
| 51 |
|
|
#define GIC4_CPU_VBASE (PLATFORM_GIC4_VBASE + 0x0)
|
| 52 |
|
|
|
| 53 |
|
|
#define GIC1_DIST_VBASE (PLATFORM_GIC1_VBASE + 0x1000)
|
| 54 |
|
|
#define GIC2_DIST_VBASE (PLATFORM_GIC2_VBASE + 0x1000)
|
| 55 |
|
|
#define GIC3_DIST_VBASE (PLATFORM_GIC3_VBASE + 0x1000)
|
| 56 |
|
|
#define GIC4_DIST_VBASE (PLATFORM_GIC4_VBASE + 0x1000)
|
| 57 |
|
|
|
| 58 |
|
|
#if defined (CONFIG_CPU_ARM11MPCORE) || defined (CONFIG_CPU_CORTEXA9)
|
| 59 |
|
|
#define PLATFORM_IRQCTRL0_VIRTUAL EB_GIC0_VBASE
|
| 60 |
|
|
#endif
|
| 61 |
|
|
|
| 62 |
|
|
#define PLATFORM_IRQCTRL1_VIRTUAL EB_GIC1_VBASE
|
| 63 |
|
|
|
| 64 |
|
|
#endif /* __PLATFORM_EB_OFFSETS_H__ */
|
| 65 |
|
|
|
