OpenCores
URL https://opencores.org/ocsvn/c0or1k/c0or1k/trunk

Subversion Repositories c0or1k

[/] [c0or1k/] [trunk/] [include/] [l4/] [platform/] [eb/] [sysctrl.h] - Blame information for rev 7

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 drasko
#ifndef __EB_SYSCTRL_H__
2
#define __EB_SYSCTRL_H__
3
/* TODO: Better to stick this file in a ARM specific folder as most realview boards
4
 * tend to have this component
5
 */
6
#define SYS_ID                  0x0000
7
#define SYS_SW                  0x0004
8
#define SYS_LED                 0x0008
9
 
10
#define SYS_OSC0                0x000C
11
#define SYS_OSC1                0x0010
12
#define SYS_OSC2                0x0014
13
#define SYS_OSC3                0x0018
14
#define SYS_OSC4                0x001C
15
 
16
#define SYS_LOCK                0x0020
17
#define SYS_100HZ               0x0024
18
 
19
#define SYS_CFGDATA0            0x0028
20
#define SYS_CFGDATA1            0x002C
21
 
22
#define SYS_FLAGS               0x0030
23
#define SYS_FLAGS_SET           0x0030
24
#define SYS_FLAGS_CLR           0x0034
25
#define SYS_NVFLAGS             0x0038
26
#define SYS_NVFLAGS_SET         0x0038
27
#define SYS_NVFLAGS_CLR         0x003C
28
 
29
#define SYS_PCICTL              0x0044
30
#define SYS_MCI                 0x0048
31
#define SYS_FLASH               0x004C
32
#define SYS_CLCD                0x0050
33
#define SYS_CLCDSER             0x0054
34
#define SYS_BOOTCS              0x0058
35
 
36
#define SYS_24MHZ               0x005C
37
#define SYS_MISC                0x0060
38
#define SYS_DMAPSR0             0x0064
39
#define SYS_DMAPSR1             0x0068
40
#define SYS_DMAPSR2             0x006C
41
#define SYS_IOSEL               0x0070
42
#define SYS_PLDCTL1             0x0074
43
#define SYS_PLDCTL2             0x0078
44
 
45
#define SYS_BUSID               0x0080
46
#define SYS_PROCID1             0x0084
47
#define SYS_PROCID0             0x0088
48
 
49
#define SYS_OSCRESET0           0x008C
50
#define SYS_OSCRESET1           0x0090
51
#define SYS_OSCRESET2           0x0094
52
#define SYS_OSCRESET3           0x0098
53
#define SYS_OSCRESET4           0x009C
54
 
55
 
56
/* System Controller Lock/Unlock */
57
#define SYSCTRL_LOCK            0xFF
58
#define SYSCTRL_UNLOCK          0xA05F
59
 
60
 
61
#define ID_MASK_REV             0xF0000000
62
#define ID_MASK_HBI             0x0FFF0000
63
#define ID_MASK_BUILD           0x0000F000
64
#define ID_MASK_ARCH            0x00000F00
65
#define ID_MASK_FPGA            0x000000FF
66
 
67
 
68
#define SW_MASK_BOOTSEL         0x0000FF00
69
#define SW_MASK_GP              0x000000FF
70
 
71
#define LED_MASK_LED            0x000000FF
72
 
73
#define FLASH_WRITE_EN          0x1
74
#define FLASH_WRITE_DIS         0x0
75
 
76
#define CLCD_QVGA               (0 << 8) /* 320x240 */
77
#define CLDE_VGA                (1 << 8) /* 640x480 */
78
#define CLCD_SMALL              (2 << 8) /* 220x176 */
79
#define CLCD_SSP_CS             (1 << 7) /* SSP Chip Select */
80
#define CLCD_TS_EN              (1 << 6) /* Touch Screen Enable */
81
/* Different Voltages */
82
#define CLCD_NEG_EN             (1 << 5)
83
#define CLCD_3V5V_EN            (1 << 4)
84
#define CLCD_POS_EN             (1 << 3)
85
#define CLCD_IO_ON              (1 << 2)
86
 
87
 
88
/* Normal without DCC, no FIQ, recommended for SMP */
89
#define PLD_CTRL1_INTMOD_WITHOUT_DCC    (1 << 22)
90
/* Not Recommended */
91
#define PLD_CTRL1_INTMOD_WITH_DCC       (2 << 22)
92
/* For single cpu such as 1136 */
93
#define PLD_CTRL1_INTMOD_LEGACY         (4 << 22)
94
 
95
#endif  /* __EB_SYSCTRL_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.