OpenCores
URL https://opencores.org/ocsvn/c0or1k/c0or1k/trunk

Subversion Repositories c0or1k

[/] [c0or1k/] [trunk/] [src/] [arch/] [arm/] [v5/] [cache.c] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 drasko
/*
2
 * Generic layer over ARMv5 soecific cache calls
3
 *
4
 * Copyright B-Labs Ltd 2010.
5
 */
6
 
7
#include INC_SUBARCH(mmu_ops.h)
8
 
9
void arch_invalidate_dcache(unsigned long start, unsigned long end)
10
{
11
        arm_invalidate_dcache();
12
}
13
 
14
void arch_clean_invalidate_dcache(unsigned long start, unsigned long end)
15
{
16
        arm_clean_invalidate_dcache();
17
}
18
 
19
void arch_invalidate_icache(unsigned long start, unsigned long end)
20
{
21
        arm_invalidate_icache();
22
}
23
 
24
void arch_clean_dcache(unsigned long start, unsigned long end)
25
{
26
        arm_clean_dcache();
27
}
28
 
29
void arch_invalidate_tlb(unsigned long start, unsigned long end)
30
{
31
        arm_invalidate_tlb();
32
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.