OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [syn/] [synplicity/] [can.prj] - Blame information for rev 42

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 42 mohor
#-- Synplicity, Inc.
2
#-- Version 7.1
3
#-- Project file /projects/zoidberg/igorm/can/syn/synplicity/can.prj
4
#-- Written on Wed Feb 19 15:01:04 2003
5
 
6
 
7
#add_file options
8
add_file -verilog "../../rtl/verilog/can_registers.v"
9
add_file -verilog "../../rtl/verilog/can_bsp.v"
10
add_file -verilog "../../rtl/verilog/can_btl.v"
11
add_file -verilog "../../rtl/verilog/can_defines.v"
12
add_file -verilog "../../rtl/verilog/can_register.v"
13
add_file -verilog "../../rtl/verilog/can_register_asyn.v"
14
add_file -verilog "../../rtl/verilog/can_register_asyn_syn.v"
15
add_file -verilog "../../rtl/verilog/can_register_syn.v"
16
add_file -verilog "../../rtl/verilog/can_top.v"
17
add_file -verilog "../../rtl/verilog/can_fifo.v"
18
add_file -verilog "../../rtl/verilog/can_acf.v"
19
add_file -verilog "../../rtl/verilog/can_crc.v"
20
add_file -verilog "../../rtl/verilog/can_ibo.v"
21
 
22
#reporting options
23
 
24
 
25
#implementation: "rev_1"
26
impl -add rev_1
27
 
28
#device options
29
set_option -technology PA
30
set_option -part APA150
31
 
32
#compilation/mapping options
33
set_option -default_enum_encoding default
34
set_option -symbolic_fsm_compiler 1
35
set_option -resource_sharing 1
36
set_option -top_module "can_top"
37
 
38
#map options
39
set_option -frequency 50.000
40
set_option -fanout_limit 12
41
set_option -maxfan_hard 0
42
set_option -disable_io_insertion 0
43
set_option -report_path 4000
44
 
45
#simulation options
46
set_option -write_verilog 0
47
set_option -write_vhdl 0
48
 
49
#automatic place and route (vendor) options
50
set_option -write_apr_constraint 1
51
 
52
#set result format/file last
53
project -result_file "rev_1/can_top.edn"
54
 
55
#implementation attributes
56
set_option -vlog_std v95
57
set_option -compiler_compatible 0
58
set_option -include_path "../../rtl/verilog/;../../bench/verilog/"
59
impl -active "rev_1"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.