OpenCores
URL https://opencores.org/ocsvn/cde/cde/trunk

Subversion Repositories cde

[/] [cde/] [trunk/] [ip/] [pad/] [rtl/] [xml/] [cde_pad_se_dig.xml] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
10
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
11
 
12
opencores.org
13
cde
14
pad
15
se_dig
16
 
17
 
18
 
19
20
 
21
 pad_ring
22
  
23
  
24
  
25
    
26
      
27
        PAD_io
28
        PAD
29
       
30
      
31
 
32
    
33
 
34
 
35
 
36
 
37
 pad
38
  
39
  
40
  
41
    
42
      
43
        pad_out
44
        pad_out
45
        
46
      
47
      
48
        pad_oe
49
        pad_oe
50
      
51
      
52
        pad_in
53
        pad_in
54
         
55
      
56
 
57
    
58
 
59
 
60
61
 
62
 
63
 
64
 
65
 
66
67
       
68
 
69
              
70
              sim*simulation*
71
              Verilog
72
              
73
                     
74
                            fs-sim
75
                     
76
              
77
 
78
              
79
              syn*synthesis*
80
              Verilog
81
              
82
                     
83
                            fs-syn
84
                     
85
              
86
 
87
 
88
              
89
              doc
90
              
91
              
92
                                   spirit:library="Testbench"
93
                                   spirit:name="toolflow"
94
                                   spirit:version="documentation"/>
95
              
96
              *documentation*
97
              Verilog
98
              
99
 
100
 
101
 
102
      
103
 
104
 
105
106
WIDTH1
107
108
 
109
 
110
111
 
112
PAD
113
wire
114
inout
115
WIDTH-10
116
117
 
118
pad_in
119
wire
120
out
121
WIDTH-10
122
123
 
124
pad_out
125
wire
126
in
127
WIDTH-10
128
129
 
130
pad_oe
131
wire
132
in
133
134
 
135
 
136
 
137
 
138
 
139
140
 
141
142
 
143
 
144
 
145
 
146
 
147
 
148
 
149
 
150
151
 
152
   
153
      fs-sim
154
 
155
 
156
      
157
        dest_dir
158
        ../verilog/
159
        verilogSourcelibraryDir
160
      
161
 
162
  
163
 
164
 
165
   
166
      fs-syn
167
 
168
      
169
        dest_dir
170
        ../verilog/
171
        verilogSourcelibraryDir
172
      
173
 
174
 
175
 
176
   
177
 
178
 
179
    
180
 
181
      fs-lint
182
      
183
        dest_dir
184
        ../verilog/
185
        verilogSourcelibraryDir
186
      
187
 
188
    
189
 
190
 
191
 
192
 
193
 
194
195
 
196
 
197
 
198
 
199
 
200
 
201
 
202
 
203
 
204

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.