URL
https://opencores.org/ocsvn/cic_core/cic_core/trunk
[/] [cic_core/] [trunk/] [sim/] [cic_i_tb_run.tcl] - Blame information for rev 3
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
3 |
vadimuzzz |
onerror {resume}
|
| 2 |
|
|
set tb_name cic_i_tb
|
| 3 |
|
|
quit -sim
|
| 4 |
|
|
vlog -sv -work work cic_core/trunk/src/cic_package.sv
|
| 5 |
|
|
vlog -sv -work work cic_core/trunk/src/*.sv
|
| 6 |
|
|
vlog -sv -work work cic_core/trunk/sim/$tb_name.sv
|
| 7 |
|
|
vsim -t 1ns -novopt work.$tb_name
|
| 8 |
|
|
add wave /$tb_name/*
|
| 9 |
|
|
add wave {/cic_i_tb/dut1/int_stage[0]/*}
|
| 10 |
|
|
add wave {/cic_i_tb/dut1/int_stage[1]/*}
|
| 11 |
|
|
add wave {/cic_i_tb/dut1/int_stage[2]/*}
|
| 12 |
|
|
add wave {/cic_i_tb/dut1/int_stage[3]/*}
|
| 13 |
|
|
add wave {/cic_i_tb/dut1/comb_stage[0]/*}
|
| 14 |
|
|
add wave {/cic_i_tb/dut1/comb_stage[1]/*}
|
| 15 |
|
|
add wave {/cic_i_tb/dut1/comb_stage[2]/*}
|
| 16 |
|
|
add wave {/cic_i_tb/dut1/comb_stage[3]/*}
|
| 17 |
|
|
run 1 us
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
