URL
https://opencores.org/ocsvn/cic_core/cic_core/trunk
[/] [cic_core/] [trunk/] [src/] [comb.sv] - Blame information for rev 4
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
4 |
vadimuzzz |
module comb
|
| 2 |
|
|
/*********************************************************************************************/
|
| 3 |
|
|
#(parameter idw = 8, odw = 9, g = 1)
|
| 4 |
|
|
/*********************************************************************************************/
|
| 5 |
|
|
(
|
| 6 |
|
|
input clk,
|
| 7 |
|
|
input reset_n,
|
| 8 |
|
|
input in_dv,
|
| 9 |
|
|
input signed [idw-1:0] data_in,
|
| 10 |
|
|
output reg signed [odw-1:0] data_out
|
| 11 |
|
|
);
|
| 12 |
|
|
/*********************************************************************************************/
|
| 13 |
|
|
reg signed [idw-1:0] data_reg[g];
|
| 14 |
|
|
integer i;
|
| 15 |
|
|
/*********************************************************************************************/
|
| 16 |
|
|
always_ff @(posedge clk)
|
| 17 |
|
|
begin
|
| 18 |
|
|
if (!reset_n) begin
|
| 19 |
|
|
for (i=0;i
|
| 20 |
|
|
data_reg[i] <= '0;
|
| 21 |
|
|
data_out <= '0;
|
| 22 |
|
|
end
|
| 23 |
|
|
else if (in_dv) begin
|
| 24 |
|
|
data_reg[0] <= data_in;
|
| 25 |
|
|
for (i=1;i
|
| 26 |
|
|
data_reg[i] <= data_reg[i-1];
|
| 27 |
|
|
data_out <= data_in - data_reg[g-1];
|
| 28 |
|
|
end
|
| 29 |
|
|
end
|
| 30 |
|
|
/*********************************************************************************************/
|
| 31 |
|
|
endmodule
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.