OpenCores
URL https://opencores.org/ocsvn/claw/claw/trunk

Subversion Repositories claw

[/] [claw/] [trunk/] [or1200_cpu/] [verilog.log] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 conte
Host command: /ncsu/cadence/ldv41/tools/verilog/bin/verilog.exe
2
Command arguments:
3
    or1200_defines.v
4
    or1200_alu.v
5
    or1200_tpram_32x32.v
6
    or1200_spram_256x21.v
7
    or1200_spram_1024x32.v
8
    or1200_spram_1024x32_bw.v
9
    or1200_spram_64x14.v
10
    or1200_spram_64x22.v
11
    or1200_spram_64x24.v
12
    or1200_dc_fsm.v
13
    or1200_dc_tag.v
14
    or1200_dc_ram.v
15
    or1200_dc_top.v
16
    or1200_ic_fsm.v
17
    or1200_ic_tag.v
18
    or1200_ic_ram.v
19
    or1200_ic_top.v
20
    or1200_immu_tlb.v
21
    or1200_immu_top.v
22
    or1200_rfram_generic.v
23
    or1200_spram_2048x32.v
24
    or1200_qmem_top.v
25
    or1200_dpram_32x32.v
26
    or1200_rf.v
27
    or1200_rf_top.v
28
    or1200_sprs.v
29
    or1200_mem2reg.v
30
    or1200_reg2mem.v
31
    or1200_lsu.v
32
    or1200_genpc.v
33
    or1200_if.v
34
    or1200_ctrl.v
35
    or1200_gmultp2_32x32.v
36
    or1200_mult_mac.v
37
    or1200_du.v
38
    or1200_wbmux.v
39
    or1200_except.v
40
    or1200_freeze.v
41
    or1200_operandmuxes.v
42
    or1200_cfgr.v
43
    or1200_sb_fifo.v
44
    or1200_tt.v
45
    or1200_wb_biu.v
46
    or1200_cpu.v
47
 
48
Tool:   VERILOG-XL      04.10.010-s log file created Aug 18, 2004  12:27:42
49
Tool:   VERILOG-XL      04.10.010-s   Aug 18, 2004  12:27:42
50
 
51
Copyright (c) 1995-2002 Cadence Design Systems, Inc.  All Rights Reserved.
52
Unpublished -- rights reserved under the copyright laws of the United States.
53
 
54
Copyright (c) 1995-2002 UNIX Systems Laboratories, Inc.  Reproduced with Permission.
55
 
56
THIS SOFTWARE AND ON-LINE DOCUMENTATION CONTAIN CONFIDENTIAL INFORMATION
57
AND TRADE SECRETS OF CADENCE DESIGN SYSTEMS, INC.  USE, DISCLOSURE, OR
58
REPRODUCTION IS PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF
59
CADENCE DESIGN SYSTEMS, INC.
60
RESTRICTED RIGHTS LEGEND
61
 
62
Use, duplication, or disclosure by the Government is subject to
63
restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in
64
Technical Data and Computer Software clause at DFARS 252.227-7013 or
65
subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted
66
Rights at 48 CFR 52.227-19, as applicable.
67
 
68
                Cadence Design Systems, Inc.
69
                555 River Oaks Parkway
70
                San Jose, California  95134
71
 
72
For technical assistance please contact the Cadence Response Center at
73
1-877-CDS-4911 or send email to support@cadence.com
74
 
75
For more information on Cadence's Verilog-XL product line send email to
76
talkv@cadence.com
77
 
78
Compiling source file "or1200_defines.v"
79
Compiling source file "or1200_alu.v"
80
Compiling included source file "timescale.v"
81
Continuing compilation of source file "or1200_alu.v"
82
Compiling included source file "or1200_defines.v"
83
Continuing compilation of source file "or1200_alu.v"
84
Compiling source file "or1200_tpram_32x32.v"
85
Compiling included source file "timescale.v"
86
Continuing compilation of source file "or1200_tpram_32x32.v"
87
Compiling included source file "or1200_defines.v"
88
Continuing compilation of source file "or1200_tpram_32x32.v"
89
Compiling source file "or1200_spram_256x21.v"
90
Compiling included source file "timescale.v"
91
Continuing compilation of source file "or1200_spram_256x21.v"
92
Compiling included source file "or1200_defines.v"
93
Continuing compilation of source file "or1200_spram_256x21.v"
94
Compiling source file "or1200_spram_1024x32.v"
95
Compiling included source file "timescale.v"
96
Continuing compilation of source file "or1200_spram_1024x32.v"
97
Compiling included source file "or1200_defines.v"
98
Continuing compilation of source file "or1200_spram_1024x32.v"
99
Compiling source file "or1200_spram_1024x32_bw.v"
100
Compiling included source file "timescale.v"
101
Continuing compilation of source file "or1200_spram_1024x32_bw.v"
102
Compiling included source file "or1200_defines.v"
103
Continuing compilation of source file "or1200_spram_1024x32_bw.v"
104
Compiling source file "or1200_spram_64x14.v"
105
Compiling included source file "timescale.v"
106
Continuing compilation of source file "or1200_spram_64x14.v"
107
Compiling included source file "or1200_defines.v"
108
Continuing compilation of source file "or1200_spram_64x14.v"
109
Compiling source file "or1200_spram_64x22.v"
110
Compiling included source file "timescale.v"
111
Continuing compilation of source file "or1200_spram_64x22.v"
112
Compiling included source file "or1200_defines.v"
113
Continuing compilation of source file "or1200_spram_64x22.v"
114
Compiling source file "or1200_spram_64x24.v"
115
Compiling included source file "timescale.v"
116
Continuing compilation of source file "or1200_spram_64x24.v"
117
Compiling included source file "or1200_defines.v"
118
Continuing compilation of source file "or1200_spram_64x24.v"
119
Compiling source file "or1200_dc_fsm.v"
120
Compiling included source file "timescale.v"
121
Continuing compilation of source file "or1200_dc_fsm.v"
122
Compiling included source file "or1200_defines.v"
123
Continuing compilation of source file "or1200_dc_fsm.v"
124
Compiling source file "or1200_dc_tag.v"
125
Compiling included source file "timescale.v"
126
Continuing compilation of source file "or1200_dc_tag.v"
127
Compiling included source file "or1200_defines.v"
128
Continuing compilation of source file "or1200_dc_tag.v"
129
Compiling source file "or1200_dc_ram.v"
130
Compiling included source file "timescale.v"
131
Continuing compilation of source file "or1200_dc_ram.v"
132
Compiling included source file "or1200_defines.v"
133
Continuing compilation of source file "or1200_dc_ram.v"
134
Compiling source file "or1200_dc_top.v"
135
Compiling included source file "timescale.v"
136
Continuing compilation of source file "or1200_dc_top.v"
137
Compiling included source file "or1200_defines.v"
138
Continuing compilation of source file "or1200_dc_top.v"
139
Compiling source file "or1200_ic_fsm.v"
140
Compiling included source file "timescale.v"
141
Continuing compilation of source file "or1200_ic_fsm.v"
142
Compiling included source file "or1200_defines.v"
143
Continuing compilation of source file "or1200_ic_fsm.v"
144
Compiling source file "or1200_ic_tag.v"
145
Compiling included source file "timescale.v"
146
Continuing compilation of source file "or1200_ic_tag.v"
147
Compiling included source file "or1200_defines.v"
148
Continuing compilation of source file "or1200_ic_tag.v"
149
Compiling source file "or1200_ic_ram.v"
150
Compiling included source file "timescale.v"
151
Continuing compilation of source file "or1200_ic_ram.v"
152
Compiling included source file "or1200_defines.v"
153
Continuing compilation of source file "or1200_ic_ram.v"
154
Compiling source file "or1200_ic_top.v"
155
Compiling included source file "timescale.v"
156
Continuing compilation of source file "or1200_ic_top.v"
157
Compiling included source file "or1200_defines.v"
158
Continuing compilation of source file "or1200_ic_top.v"
159
Compiling source file "or1200_immu_tlb.v"
160
Compiling included source file "timescale.v"
161
Continuing compilation of source file "or1200_immu_tlb.v"
162
Compiling included source file "or1200_defines.v"
163
Continuing compilation of source file "or1200_immu_tlb.v"
164
Compiling source file "or1200_immu_top.v"
165
Compiling included source file "timescale.v"
166
Continuing compilation of source file "or1200_immu_top.v"
167
Compiling included source file "or1200_defines.v"
168
Continuing compilation of source file "or1200_immu_top.v"
169
Compiling source file "or1200_rfram_generic.v"
170
Compiling included source file "timescale.v"
171
Continuing compilation of source file "or1200_rfram_generic.v"
172
Compiling included source file "or1200_defines.v"
173
Continuing compilation of source file "or1200_rfram_generic.v"
174
Compiling source file "or1200_spram_2048x32.v"
175
Compiling included source file "timescale.v"
176
Continuing compilation of source file "or1200_spram_2048x32.v"
177
Compiling included source file "or1200_defines.v"
178
Continuing compilation of source file "or1200_spram_2048x32.v"
179
Compiling source file "or1200_qmem_top.v"
180
Compiling included source file "timescale.v"
181
Continuing compilation of source file "or1200_qmem_top.v"
182
Compiling included source file "or1200_defines.v"
183
Continuing compilation of source file "or1200_qmem_top.v"
184
Compiling source file "or1200_dpram_32x32.v"
185
Compiling included source file "timescale.v"
186
Continuing compilation of source file "or1200_dpram_32x32.v"
187
Compiling included source file "or1200_defines.v"
188
Continuing compilation of source file "or1200_dpram_32x32.v"
189
Compiling source file "or1200_rf.v"
190
Compiling included source file "timescale.v"
191
Continuing compilation of source file "or1200_rf.v"
192
Compiling included source file "or1200_defines.v"
193
Continuing compilation of source file "or1200_rf.v"
194
Compiling source file "or1200_rf_top.v"
195
Compiling included source file "timescale.v"
196
Continuing compilation of source file "or1200_rf_top.v"
197
Compiling included source file "or1200_defines.v"
198
Continuing compilation of source file "or1200_rf_top.v"
199
Compiling source file "or1200_sprs.v"
200
Compiling included source file "timescale.v"
201
Continuing compilation of source file "or1200_sprs.v"
202
Compiling included source file "or1200_defines.v"
203
Continuing compilation of source file "or1200_sprs.v"
204
Compiling source file "or1200_mem2reg.v"
205
Compiling included source file "timescale.v"
206
Continuing compilation of source file "or1200_mem2reg.v"
207
Compiling included source file "or1200_defines.v"
208
Continuing compilation of source file "or1200_mem2reg.v"
209
Compiling source file "or1200_reg2mem.v"
210
Compiling included source file "timescale.v"
211
Continuing compilation of source file "or1200_reg2mem.v"
212
Compiling included source file "or1200_defines.v"
213
Continuing compilation of source file "or1200_reg2mem.v"
214
Compiling source file "or1200_lsu.v"
215
Compiling included source file "timescale.v"
216
Continuing compilation of source file "or1200_lsu.v"
217
Compiling included source file "or1200_defines.v"
218
Continuing compilation of source file "or1200_lsu.v"
219
Compiling source file "or1200_genpc.v"
220
Compiling included source file "timescale.v"
221
Continuing compilation of source file "or1200_genpc.v"
222
Compiling included source file "or1200_defines.v"
223
Continuing compilation of source file "or1200_genpc.v"
224
Compiling source file "or1200_if.v"
225
Compiling included source file "timescale.v"
226
Continuing compilation of source file "or1200_if.v"
227
Compiling included source file "or1200_defines.v"
228
Continuing compilation of source file "or1200_if.v"
229
Compiling source file "or1200_ctrl.v"
230
Compiling included source file "timescale.v"
231
Continuing compilation of source file "or1200_ctrl.v"
232
Compiling included source file "or1200_defines.v"
233
Continuing compilation of source file "or1200_ctrl.v"
234
Compiling source file "or1200_gmultp2_32x32.v"
235
Compiling included source file "timescale.v"
236
Continuing compilation of source file "or1200_gmultp2_32x32.v"
237
Compiling included source file "or1200_defines.v"
238
Continuing compilation of source file "or1200_gmultp2_32x32.v"
239
Compiling source file "or1200_mult_mac.v"
240
Compiling included source file "timescale.v"
241
Continuing compilation of source file "or1200_mult_mac.v"
242
Compiling included source file "or1200_defines.v"
243
Continuing compilation of source file "or1200_mult_mac.v"
244
Compiling source file "or1200_du.v"
245
Compiling included source file "timescale.v"
246
Continuing compilation of source file "or1200_du.v"
247
Compiling included source file "or1200_defines.v"
248
Continuing compilation of source file "or1200_du.v"
249
Compiling source file "or1200_wbmux.v"
250
Compiling included source file "timescale.v"
251
Continuing compilation of source file "or1200_wbmux.v"
252
Compiling included source file "or1200_defines.v"
253
Continuing compilation of source file "or1200_wbmux.v"
254
Compiling source file "or1200_except.v"
255
Compiling included source file "timescale.v"
256
Continuing compilation of source file "or1200_except.v"
257
Compiling included source file "or1200_defines.v"
258
Continuing compilation of source file "or1200_except.v"
259
Compiling source file "or1200_freeze.v"
260
Compiling included source file "timescale.v"
261
Continuing compilation of source file "or1200_freeze.v"
262
Compiling included source file "or1200_defines.v"
263
Continuing compilation of source file "or1200_freeze.v"
264
Compiling source file "or1200_operandmuxes.v"
265
Compiling included source file "timescale.v"
266
Continuing compilation of source file "or1200_operandmuxes.v"
267
Compiling included source file "or1200_defines.v"
268
Continuing compilation of source file "or1200_operandmuxes.v"
269
Compiling source file "or1200_cfgr.v"
270
Compiling included source file "timescale.v"
271
Continuing compilation of source file "or1200_cfgr.v"
272
Compiling included source file "or1200_defines.v"
273
Continuing compilation of source file "or1200_cfgr.v"
274
Compiling source file "or1200_sb_fifo.v"
275
Compiling included source file "timescale.v"
276
Continuing compilation of source file "or1200_sb_fifo.v"
277
Compiling included source file "or1200_defines.v"
278
Continuing compilation of source file "or1200_sb_fifo.v"
279
Compiling source file "or1200_tt.v"
280
Compiling source file "or1200_wb_biu.v"
281
Compiling included source file "timescale.v"
282
Continuing compilation of source file "or1200_wb_biu.v"
283
Compiling included source file "or1200_defines.v"
284
Continuing compilation of source file "or1200_wb_biu.v"
285
Compiling source file "or1200_cpu.v"
286
Compiling included source file "timescale.v"
287
Continuing compilation of source file "or1200_cpu.v"
288
Compiling included source file "or1200_defines.v"
289
Continuing compilation of source file "or1200_cpu.v"
290
Highest level modules:
291
or1200_tpram_32x32
292
or1200_spram_64x24
293
or1200_dc_top
294
or1200_ic_top
295
or1200_immu_top
296
or1200_rfram_generic
297
or1200_qmem_top
298
or1200_du
299
or1200_sb_fifo
300
or1200_tt
301
or1200_wb_biu
302
or1200_cpu
303
 
304
 
305
CPU time: 0.9 secs to compile + 0.5 secs to link + 0.0 secs in simulation
306
End of Tool:    VERILOG-XL      04.10.010-s   Aug 18, 2004  12:28:41

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.