Subversion Repositories claw

library verilog;

use verilog.vl_types.all;

entity or1200_spram_32x24 is

    generic(

        aw              : integer := 5;

        dw              : integer := 24

    );

    port(

        clk             : in     vl_logic;

        rst             : in     vl_logic;

        ce              : in     vl_logic;

        we              : in     vl_logic;

        oe              : in     vl_logic;

        addr            : in     vl_logic_vector;

        di              : in     vl_logic_vector;

        do              : out    vl_logic_vector

    );

end or1200_spram_32x24;