OpenCores
URL https://opencores.org/ocsvn/connect-6/connect-6/trunk

Subversion Repositories connect-6

[/] [connect-6/] [trunk/] [BUILD_SCC/] [scc_scripts/] [run_imp_threat.tcl] - Blame information for rev 6

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 sumanta.ch
set SYNTH_SRC "synth_src"
2
set_project_params -directory ./
3
set_project_params -results myboard.txt
4
set_project_params -sources "${SYNTH_SRC}/connect6.cpp ${SYNTH_SRC}/connect6_synth.cpp ${SYNTH_SRC}/main.cpp ${SYNTH_SRC}/state.cpp ${SYNTH_SRC}/threats.cpp ${SYNTH_SRC}/util.cpp"
5
set_project_params -headers "${SYNTH_SRC}/connect6.h ${SYNTH_SRC}/connect6_synth.h ${SYNTH_SRC}/shared.h ${SYNTH_SRC}/threats.h ${SYNTH_SRC}/util.h"
6
 
7
if [file exists imp_threat] { delete_implementation imp_threat }
8
create_implementation imp_threat
9
 
10
set_implementation_params -systemc_source no
11
set_implementation_params -memory_return_path_external_delay 0%
12
set_implementation_params -memory_forward_path_external_delay 0%
13
set_implementation_params -instream_forward_path_external_delay 0%
14
set_implementation_params -import_tcab "imp_line"
15
#imp_line"
16
set_implementation_params -sccompiler_args "-DDONT_VERIFY_PPAID"
17
set_implementation_params -outstream_return_path_external_delay 0%
18
set_implementation_params -appfiles "${SYNTH_SRC}/state.cpp ${SYNTH_SRC}/threats.cpp"
19
set_implementation_params -proc ai_threats
20
set_implementation_params -memory_forward_boundary_register infer
21
set_implementation_params -techlib altera-cyclone3
22
set_implementation_params -memory_return_boundary_register infer
23
set_implementation_params -cexec_args "-port /dev/ttyS0 -player L"
24
set_implementation_params -host_memory_access never
25
set_implementation_params -device ep3c25-ea144-7
26
set_implementation_params -force_independent_stalldomain_tcab yes
27
set_implementation_params -init_data_registers yes
28
set_implementation_params -outstream_forward_path_external_delay 0%
29
set_implementation_params -build_tcab yes
30
set_implementation_params -reset_data_registers yes
31
set_implementation_params -instream_return_path_external_delay 0%
32
set_implementation_params -clock_freq 100
33
set_implementation_params -allow_latency_violation no
34
#set_implementation_params -user_supplied_fpga_memory_read_write_ports separate
35
#set_implementation_params -internal_blockram_memory_read_write_ports separate
36
 
37
 
38
 
39
 
40
csim  -golden  -cexec_args "-port /dev/ttyS0 -player L"
41
preprocess
42
csim  -preprocess  -cexec_args "-port /dev/ttyS0 -player L"
43
schedule
44
csim  -schedule  -cexec_args "-port /dev/ttyS0 -player L"
45
synthesize
46
#csim -synthesize -dump_memory_access_trace
47
#csim -synthesize with -dump_memory_access_trace -sim_after_synth_phase 5
48
create_rtl_package
49 6 sumanta.ch
#csim -synthesize
50 4 sumanta.ch
 
51
#set_implementation_params -simulator modelsim
52
#vlogsim -offline -dotasks 1-30

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.