OpenCores
URL https://opencores.org/ocsvn/connect-6/connect-6/trunk

Subversion Repositories connect-6

[/] [connect-6/] [trunk/] [XILINX/] [BUILD_SCC_SRCH/] [scc_scripts/] [run_imp_window.tcl] - Blame information for rev 17

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 17 sumanta.ch
 
2
set SYNTH_SRC "synth_src"
3
set_project_params -directory ./
4
set_project_params -results myboard.txt
5
set_project_params -sources "${SYNTH_SRC}/connect6.cpp ${SYNTH_SRC}/connect6_synth.cpp ${SYNTH_SRC}/main.cpp ${SYNTH_SRC}/q.cpp ${SYNTH_SRC}/state.cpp ${SYNTH_SRC}/threats.cpp ${SYNTH_SRC}/util.cpp ${SYNTH_SRC}/search_bfs.cpp"
6
set_project_params -headers "${SYNTH_SRC}/connect6.h ${SYNTH_SRC}/connect6_synth.h ${SYNTH_SRC}/q.hpp ${SYNTH_SRC}/shared.h ${SYNTH_SRC}/threats.h ${SYNTH_SRC}/util.h"
7
set_project_params -cache_result_files no
8
set_project_params -cache_data_files yes
9
 
10
if [file exists imp_window] { delete_implementation imp_window }
11
create_implementation imp_window
12
 
13
set_implementation_params -systemc_source no
14
set_implementation_params -memory_return_path_external_delay 0%
15
set_implementation_params -memory_forward_path_external_delay 0%
16
set_implementation_params -instream_forward_path_external_delay 0%
17
set_implementation_params -sccompiler_args "-DDONT_VERIFY_PPAID"
18
set_implementation_params -outstream_return_path_external_delay 0%
19
set_implementation_params -appfiles "synth_src/state.cpp synth_src/threats.cpp"
20
set_implementation_params -proc threat_window
21
set_implementation_params -memory_forward_boundary_register infer
22
set_implementation_params -architectural_pipelinability "1"
23
set_implementation_params -cppcompiler_args "-g -DPICO_SYNTH -fpermissive"
24
#set_implementation_params -techlib altera-cyclone3
25
#set_implementation_params -device ep3c25-ea144-7
26
set_implementation_params -techlib xilinx-spartan6
27
set_implementation_params -device xc6slx45t-fgg484-3
28
set_implementation_params -memory_return_boundary_register infer
29
set_implementation_params -cexec_args "-port /dev/ttyS0 -player L"
30
set_implementation_params -host_memory_access never
31
set_implementation_params -init_data_registers yes
32
set_implementation_params -outstream_forward_path_external_delay 0%
33
set_implementation_params -build_tcab yes
34
set_implementation_params -reset_data_registers yes
35
set_implementation_params -task_overlap infer
36
set_implementation_params -instream_return_path_external_delay 0%
37
set_implementation_params -simulator modelsim
38
set_implementation_params -clock_freq 50
39
 
40
 
41
 
42
#set_loop_params -ii 1
43
 
44
csim  -golden  -cppcompiler_args "-g -DPICO_SYNTH -fpermissive" -cexec_args "-port /dev/ttyS0 -player L"
45
preprocess
46
csim  -preprocess  -cppcompiler_args "-g -DPICO_SYNTH -fpermissive" -cexec_args "-port /dev/ttyS0 -player L"
47
schedule
48
csim  -schedule  -cppcompiler_args "-g -DPICO_SYNTH -fpermissive" -cexec_args "-port /dev/ttyS0 -player L"
49
synthesize
50
create_rtl_package
51
#vlogsim  -online  -ccompiler_args "-g" -cppcompiler_args "-g -DPICO_SYNTH -fpermissive" -sccompiler_args "-DDONT_VERIFY_PPAID" -cexec_args "-port /dev/ttyS0 -player L"  -simulator modelsim  -vcompiler_args   -vexec_args 
52
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.