OpenCores
URL https://opencores.org/ocsvn/copyblaze/copyblaze/trunk

Subversion Repositories copyblaze

[/] [copyblaze/] [trunk/] [copyblaze/] [sw/] [code/] [kcpsm/] [stack_test/] [ROM_form.coe] - Blame information for rev 69

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ameziti
component_name={name};
2
width_a=18;
3
depth_a=1024;
4
configuration_port_a=read_only;
5
port_a_enable_pin=false;
6
port_a_handshaking_pins=false;
7
port_a_register_inputs=false;
8
port_a_init_pin=false;
9
port_a_init_value=00000;
10
port_a_additional_output_pipe_stages = 0;
11
port_a_register_inputs = false;
12
port_a_active_clock_edge = Rising_Edge_Triggered;
13
width_b=18;
14
depth_b=1024;
15
configuration_port_b=read_and_write;
16
write_mode_port_b=read_after_write;
17
port_b_enable_pin=false;
18
port_b_handshaking_pins=false;
19
port_b_register_inputs=false;
20
port_b_init_pin=false;
21
port_b_init_value=00000;
22
port_b_additional_output_pipe_stages = 0;
23
port_b_register_inputs = false;
24
port_b_active_clock_edge = Rising_Edge_Triggered;
25
port_b_write_enable_polarity = Active_High;
26
memory_initialization_radix=16;
27
global_init_value=00000;
28
memory_initialization_vector=
29
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.