OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [tags/] [start/] [syn/] [synplify/] [core.sdc] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tarookumic
 
2
define_clock            -name {clk}  -freq 50.0 -clockgroup default_clkgroup
3
define_clock            -name {pci_clk_in}  -freq 40.000 -clockgroup pci_clkgroup
4
define_clock            -name {erx_clk}  -freq 30.000 -clockgroup erx_clk_clkgroup
5
define_clock            -name {etx_clk}  -freq 30.000 -clockgroup etx_clk_clkgroup
6
 
7
define_output_delay -default  8.00 -ref clk:r
8
define_input_delay -default  10.00 -ref clk:r
9
define_output_delay -default 14.00 -ref pci_clk_in:r
10
define_input_delay -default  18.00 -ref pci_clk_in:r
11
define_output_delay -default  8.00 -ref erx_clk:r
12
define_input_delay -default  10.00 -ref erx_clk:r
13
define_output_delay -default  8.00 -ref etx_clk:r
14
define_input_delay -default  10.00 -ref etx_clk:r
15
 
16
define_global_attribute          syn_useioff {1}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.