OpenCores
URL https://opencores.org/ocsvn/core_arm/core_arm/trunk

Subversion Repositories core_arm

[/] [core_arm/] [trunk/] [syn/] [config.in] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tarookumic
mainmenu_option next_comment
2
  comment 'Synthesis '
3
  choice 'Target technology                           ' \
4
        "Generic                CONFIG_SYN_GENERIC \
5
        Atmel-ATC35             CONFIG_SYN_ATC35 \
6
        Atmel-ATC25             CONFIG_SYN_ATC25 \
7
        Atmel-ATC18             CONFIG_SYN_ATC18 \
8
        UMC-FS90                CONFIG_SYN_FS90 \
9
        UMC-0.18                CONFIG_SYN_UMC018 \
10
        TSMC-0.25               CONFIG_SYN_TSMC025 \
11
        Actel-Proasic           CONFIG_SYN_PROASIC \
12
        Actel-Axcel             CONFIG_SYN_AXCEL \
13
        Xilinx-Virtex           CONFIG_SYN_VIRTEX \
14
        Xilinx-Virtex2          CONFIG_SYN_VIRTEX2" Generic
15
  if [ "$CONFIG_SYN_GENERIC" != "y" ]; then
16
    bool 'Infer cache and trace buffer RAM' CONFIG_SYN_INFER_RAM
17
    bool 'Infer register file' CONFIG_SYN_INFER_REGF
18
    if [ "$CONFIG_SYN_VIRTEX" = "y" -o "$CONFIG_SYN_VIRTEX2" = "y"]; then
19
      bool 'Infer ROM' CONFIG_SYN_INFER_ROM
20
    fi
21
    if [ "$CONFIG_SYN_VIRTEX" != "y" -a "$CONFIG_SYN_AXCEL" != "y" \
22
         -a "$CONFIG_SYN_VIRTEX2" != "y" -a "$CONFIG_SYN_PROASIC" != "y" ]; then
23
      bool 'Infer pads' CONFIG_SYN_INFER_PADS
24
    fi
25
    if [ "$CONFIG_SYN_AXCEL" != "y" -a "$CONFIG_SYN_PROASIC" != "y" ]; then
26
      bool 'Infer PCI pads' CONFIG_SYN_INFER_PCI_PADS
27
    fi
28
  fi
29
  bool 'Infer multiplier' CONFIG_SYN_INFER_MULT
30
  if [ "$CONFIG_SYN_GENERIC" = "y" -o "$CONFIG_SYN_VIRTEX" = "y" \
31
     -o "$CONFIG_SYN_AXCEL" = "y" -o "$CONFIG_SYN_ATC25" = "y" \
32
     -o "$CONFIG_SYN_INFER_REGF" = "y" -o "$CONFIG_SYN_VIRTEX2" = "y"]; then
33
    bool 'Improve register file write timing' CONFIG_SYN_RFTYPE
34
  fi
35
  if [ "$CONFIG_SYN_ATC25" = "y" -o "$CONFIG_SYN_VIRTEX" = "y" -o "$CONFIG_SYN_VIRTEX2" = "y"\
36
       -o "$CONFIG_SYN_ATC18" = "y" -o "$CONFIG_SYN_TSMC025" = "y" ]; then
37
    if [ "$CONFIG_SYN_INFER_RAM" != "y" ]; then
38
      bool 'Use dual-port RAM for DSU trace buffer   ' \
39
        CONFIG_SYN_TRACE_DPRAM $CONFIG_SYN_ATC25 $CONFIG_SYN_ATC18 \
40
        $CONFIG_SYN_VIRTEX $CONFIG_SYN_TSMC025 $CONFIG_SYN_VIRTEX2
41
    fi
42
  fi
43
 
44
  if [ "$CONFIG_SYN_VIRTEX" = "y" -o "$CONFIG_SYN_VIRTEX2" = "y" ]; then
45
 
46
  comment '------------------ Xilinx Clock generation ------------------'
47
  mainmenu_option next_comment
48
 
49
    comment 'Clock generation'
50
    if [ "$CONFIG_SYN_VIRTEX" = "y" -o "$CONFIG_SYN_VIRTEX2" = "y" ]; then
51
      bool 'Use Virtex CLKDLL for clock generation' CONFIG_CLK_VIRTEX
52
    fi
53
    if [ "$CONFIG_SYN_VIRTEX2" = "y" -a "$CONFIG_CLK_VIRTEX" != "y"]; then
54
      bool 'Use Virtex-II DCM for clock generation' CONFIG_CLK_VIRTEX2
55
    fi
56
    if [ "$CONFIG_CLK_VIRTEX" = "y"]; then
57
      choice ' System clock multiplier (CLKDLL)' \
58
        "1/2            CONFIG_CLKDLL_1_2 \
59
        1               CONFIG_CLKDLL_1_1 \
60
        2               CONFIG_CLKDLL_2_1" 1
61
    fi
62
    if [ "$CONFIG_CLK_VIRTEX2" = "y"]; then
63
      choice ' System clock multiplier (DCM)' \
64
        "2/3            CONFIG_DCM_2_3 \
65
        3/4             CONFIG_DCM_3_4 \
66
        4/5             CONFIG_DCM_4_5 \
67
        1               CONFIG_DCM_1_1 \
68
        5/4             CONFIG_DCM_5_4 \
69
        4/3             CONFIG_DCM_4_3 \
70
        3/2             CONFIG_DCM_3_2 \
71
        5/3             CONFIG_DCM_5_3 \
72
        2               CONFIG_DCM_2_1 \
73
        3               CONFIG_DCM_3_1 \
74
        4               CONFIG_DCM_4_1" 1
75
    fi
76
    if [ "$CONFIG_SYN_VIRTEX2" = "y" -o "$CONFIG_CLK_VIRTEX" = "y"]; then
77
      bool 'Enable CLKDLL for PCI clock' CONFIG_PCI_DLL
78
    fi
79
    if [ "$CONFIG_PCI_DLL" != "y" ]; then
80
      bool 'Use PCI clock as system clock' CONFIG_PCI_SYSCLK
81
    fi
82
  endmenu
83
  fi
84
 
85
endmenu
86
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.